



VT8501

Apollo MVP4

66 / 100 MHz

**Single-Chip Socket-7 / Super-7 North Bridge
with PCI System Bus,
Integrated AGP 2D / 3D Graphics Accelerator
and Advanced ECC Memory Controller
supporting PC100 SDRAM,
Virtual Channel SDRAM, EDO, and FPG DRAM**

Preliminary Revision 1.0
December 9, 1998

VIA TECHNOLOGIES, INC.

Copyright Notice:

Copyright © 1998 VIA Technologies Incorporated. Printed in the United States. ALL RIGHTS RESERVED.

No part of this document may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual or otherwise without the prior written permission of VIA Technologies Incorporated.

VT82C586B, VT82C596A, VT82C686A, VT8501, Mobile South, Super South, Apollo MVP3, Apollo MVP4, Apollo P6, Apollo Pro, and Apollo ProMedia may only be used to identify products of VIA Technologies.

PS/2™ is a registered trademark of International Business Machines Corp.

Pentium™, P54C™, P55C™, and MMX™ are registered trademarks of Intel Corp.

Cyrix6x86™ is a registered trademark of Cyrix Corp.

AMD6K86™, AMD-K6™, and AMD-K6-2™ are registered trademarks of Advanced Micro Devices Corp.

Windows 95™ and Plug and Play™ are registered trademarks of Microsoft Corp.

PCI™ is a registered trademark of the PCI Special Interest Group.

All trademarks are the properties of their respective owners.

Disclaimer Notice:

No license is granted, implied or otherwise, under any patent or patent rights of VIA Technologies. VIA Technologies makes no warranties, implied or otherwise, in regard to this document and to the products described in this document. The information provided by this document is believed to be accurate and reliable to the publication date of this document. However, VIA Technologies assumes no responsibility for any errors in this document. Furthermore, VIA Technologies assumes no responsibility for the use or misuse of the information in this document and for any patent infringements that may arise from the use of this document. The information and product specifications within this document are subject to change at any time, without notice and without obligation to notify any person of such change.

Offices:

USA Office:

1045 Mission Court
Fremont, CA 94539
USA
Tel: (510) 683-3300
Fax: (510) 683-3301

Taipei Office:

8th Floor, No. 533
Chung-Cheng Road, Hsin-Tien
Taipei, Taiwan ROC
Tel: (886-2) 218-5452
Fax: (886-2) 218-5453

Online Services:

Home Page: <http://www.via.com.tw> (Taiwan) –or- <http://www.viatech.com> (USA)

FTP Server: [ftp.via.com.tw](ftp://ftp.via.com.tw) (Taiwan)

BBS: 886-2-2185208

REVISION HISTORY

Document Release	Date	Revision	Initials
0.1		Initial internal release based on Apollo MVP3 specification & Porsche HRM	GH
0.2		Updated/corrected signal list; added power signal detail, corrected misc features	GH
0.3		Added Flat Panel description and pin mux table Added all AC/DC tables Added Pin Placement Diagram Made miscellaneous corrections	GH
0.4	7/29/98	Reconciled with target spec: changed pinouts & poweron config, added registers	EC
0.5	7/27/98	Changed ballout and added pin descriptions Changed p/n to VT82C501 & reformatted to standard VIA data sheet format	DH
0.6	8/21/98	Changed pinouts TVD[0-2], TVHS, TVCLK per 7/30/98 rev 1.1 ballout Changed PD[9-11,13-14,18-19], TVD[0-2,6-7], VIDCLK per 8/13, 1.3 ballout Changed name of REQ4# / GNT4# to REQX# / GNTX# to match VT82C231 Added VGA and Graphics Accelerator registers	DH
0.7	8/24/98	Added remaining Graphics Engine registers	DH
0.8	9/11/98	Changed pinouts to match internal pinout document revision 1.5: HCLK, MCLKI, MCLKO, GNDA, VCC2A, MD16-28, MD50-60	DH
0.9	10/15/98	Updated Feature Bullets Changed pins F1, G1, G3, N2, and N4 to "Reserved, Do Not Connect" Changed ADS#, M/IO#, W/R#, D/C#, BE[7-0]# to inputs, BRDY# to output Added descriptions to VLF1 and VLF2 pins Changed VSUS2 and VSUS3 to VSUS and corrected description Changed VCC2 definition to 2.5V Updated Register Definitions: - Device 0 Rx68[1-0] changed; Rx78[5] & Rx88[0] reserved; Rx79 added - Device 1 Rx41[1] reserved, Rx42[2] changed - Default values added to 3D8, GR5, E-F, 20-22, 24-28, 2A, 2C, 2F, SR8-9, B-12, 18-1B, 20-21, 24, 37-38, 96-99, 9E, BE, CE, and CR0-18, 1A-1C, 20, 21, 25, 27-2F, 34-3C, 52, 55, 56, 5E, 5F, 62, & 63 - CR11[6] reserved, CR17[4] extended function added, SRC[6] note added, SRD[3].new reserved, SRD[7-4].new redefined, SR12[7-4, 3-0] redefined, SR16-17 removed, CR1A-1C redefined, CR28/2C/2E deleted, CR2A[3-2] reserved, CR62[3-0] redefined Updated Functional Descriptions: corrected DFP config & deleted test modes	DH
0.91	10/21/98	Changed power / ground pin names to match design guide Replaced ENPVDD (F1) and ENPVEE (G1) required for DFP interface Moved CKE functions from MECC to RAS4-5#, SRASC#, SCASC# Fixed error in numerical pin list AD15-AD18 Updated block diagram	DH
0.92	11/4/98	Changed part # to VT8501, changed VT82C686 to 686A & VT82C596 to 596A Updated register definitions: Device 0 Rx51[4], 52[3,1], 53[3-0], 59-58[15-13], MA Mapping Table, 69[7], 6B[3-1], 6C[7,3], 6D[4], 70[5,0], 73[4], 74[4-0], 76[3-0], 78[2], 79[7-0], 88[2], AC[6-4,0], AD, F0-FF, Device 1 Rx41[0], 42[3-2] Fixed Device 1 bus #	DH
1.0	12/9/98	Fixed VCC3 pin # (W7 changed to W21)	DH

TABLE OF CONTENTS

REVISION HISTORY	I
TABLE OF CONTENTS.....	II
LIST OF FIGURES.....	IV
LIST OF TABLES	IV
APOLLO MVP4.....	1
SYSTEM OVERVIEW.....	6
APOLLO MVP4 CORE LOGIC OVERVIEW.....	7
APOLLO MVP4 GRAPHICS CONTROLLER OVERVIEW	8
Capability Overview.....	8
System Capabilities.....	9
High Performance 64-bit 2D GUI.....	9
Highly Integrated RAMDAC™ & Clock Synthesizer.....	9
Full Feature High Performance 3D Engine.....	9
Video Processor.....	10
Video Capture and DVD	10
Versatile Frame Buffer Interface	10
Hi-Res and Hi-Ref Display Support	10
CRT Power Management (VESA DPMS)	11
Digital Flat Panel (DFP) Interface	11
Video Capture Interface / ZV Port.....	11
Complete Hardware Compatibility	11
PINOUTS	12
PIN DESCRIPTIONS	15
REGISTERS	24
REGISTER OVERVIEW	24
MISCELLANEOUS I/O.....	34
CONFIGURATION SPACE I/O	34
REGISTER DESCRIPTIONS.....	35
Device 0 Header Registers - Host Bridge.....	35
Device 0 Configuration Registers - Host Bridge	37
Cache Control	37
DRAM Control	39
PCI Bus #1 Control.....	46
GART / Graphics Aperture Control	50
AGP Control	52
Device 1 Header Registers - PCI-to-PCI Bridge	54
Device 1 Configuration Registers - PCI-to-PCI Bridge.....	57
PCI Bus #2 Control.....	57
2D / 3D Graphics Accelerator Registers	58
PCI Configuration Registers – Graphics Accelerator.....	58
PCI Device-Specific Config Regs – Graphics Accelerator	61
Graphics Accelerator PCI Bus Master Registers.....	62
VGA Standard Registers - Introduction	68
Capture / ZV Port Registers	69
DVD Registers	70
Attribute Controller Registers (AR)	73

VGA Status / Enable Registers	73
VGA Sequencer Registers (SR)	74
VGA RAMDAC Registers	74
VGA Graphics Controller Registers (GR).....	75
VGA CRT Controller Registers (CR)	76
Extended Registers – Non-Indexed I/O Ports	77
Extended Registers – VGA Sequencer Indexed	78
Extended Registers – VGA Graphics Controller Indexed	88
Extended Registers – VGA CRT Controller Indexed.....	94
Extended Registers – CRTC Shadow	108
3D Graphics Engine Registers	109
Operational Concept	109
Drawing.....	110
Geometry Primitives.....	111
Synchronization	114
Functional Blocks	114
Bus Interface	114
Span Engine.....	115
Graphics Engine Core	116
Graphics Engine Organization	119
Setup Engine Registers	120
Vertex Registers	121
Rasterization Engine Registers.....	122
Pixel Engine Registers	129
Texture Engine Registers	135
Memory Interface Registers	137
Data Port Area.....	137
FUNCTIONAL DESCRIPTIONS	138
SYSTEM CONFIGURATION	138
DFP Interface Configuration.....	138
GRAPHICS CONTROLLER POWER MANAGEMENT	139
Power Management States.....	139
Power Management Clock Control.....	139
Power Management Registers	139
ELECTRICAL SPECIFICATIONS.....	140
ABSOLUTE MAXIMUM RATINGS	140
DC CHARACTERISTICS.....	140
AC TIMING SPECIFICATIONS	140
MECHANICAL SPECIFICATIONS.....	146

LIST OF FIGURES

FIGURE 1. VT8501 BALL DIAGRAM (TOP VIEW)	12
FIGURE 2. VT8501 PIN LIST (NUMERICAL ORDER)	13
FIGURE 3. VT8501 PIN LIST (ALPHABETICAL ORDER)	14
FIGURE 4. GRAPHICS APERTURE ADDRESS TRANSLATION	50
FIGURE 5. PHYSICAL REGION DESCRIPTOR TABLE FORMAT	63
FIGURE 6. PCI BUS MASTER ADDRESS TRANSLATION	63
FIGURE 7. FRAME BUFFER PARAMETERS	101
FIGURE 8. LIVE VIDEO DISPLAY PARAMETERS	101
FIGURE 9. MECHANICAL SPECIFICATIONS - 492-PIN BALL GRID ARRAY PACKAGE	146

LIST OF TABLES

TABLE 1. VT8501 PIN DESCRIPTIONS	15
TABLE 2. REGISTER SUMMARY.....	24
TABLE 3. SYSTEM MEMORY MAP.....	39
TABLE 4. MEMORY ADDRESS MAPPING TABLE	40
TABLE 5. VGA/MDA MEMORY/IO REDIRECTION.....	57
TABLE 6. SUPPORTED PCI COMMAND CODES.....	58
TABLE 7. INTERRUPT SOURCES AND CONTROLS	60
TABLE 8. GRAPHICS CLOCK FREQUENCIES – 14.31818 MHZ REFERENCE.....	80
TABLE 9. DPMS SEQUENCE - HARDWARE TIMER MODE	91
TABLE 10. DPMS SEQUENCE - HARDWARE MODE IN SIMULTANEOUS DISPLAY MODE	91
TABLE 11. HARDWARE CURSOR PIXEL OPERATION	98
TABLE 12. PCI POWER MANAGEMENT STATES	139
TABLE 13. ABSOLUTE MAXIMUM RATINGS	140
TABLE 14. DC CHARACTERISTICS	140
TABLE 15. AC TIMING MIN / MAX CONDITIONS.....	140
TABLE 16. AC CHARACTERISTICS – CLOCK TIMING	141
TABLE 17. AC CHARACTERISTICS – RESET TIMING	141
TABLE 18. AC CHARACTERISTICS – HOST CPU TIMING.....	142
TABLE 19. AC CHARACTERISTICS – L2 CACHE TIMING	142
TABLE 20. AC CHARACTERISTICS – MEMORY INTERFACE TIMING	143
TABLE 21. AC CHARACTERISTICS - PCI BUS CYCLE TIMING	144
TABLE 22. AC CHARACTERISTICS – VIDEO INTERFACE TIMING	145
TABLE 23. AC CHARACTERISTICS – TV INTERFACE TIMING	145
TABLE 24. AC CHARACTERISTICS – PANEL INTERFACE TIMING	145

VIA VT8501
APOLLO MVP4
66 / 100 MHz
Single-Chip Socket-7 / Super-7 North Bridge
with PCI System Bus,
Integrated AGP 2D / 3D Graphics Accelerator
and Advanced ECC Memory Controller
supporting PC100 SDRAM,
Virtual Channel SDRAM, EDO, and FPG DRAM

- **General**

- 492 BGA Package (35mm x 35mm)
- 2.5 Volt +/- 0.2V Core
- Supports separately powered 3.3V tolerant interface to CPU and Memory
- Supports separately powered 5.0V tolerant interface to PCI bus and Video interface
- 2.5V, 0.25um, high speed / low power CMOS process
- PC-98/99 compatible using VIA VT82C686A (352-pin BGA) south bridge chip
- 66 / 100 MHz Operation

CPU	Internal AGP	DRAM / VGC	PCI	Comments
100 MHz	66 MHz	100 MHz	33 MHz	synchronous (DRAM uses CPU clock)
66 MHz	66 MHz	66 MHz	33 MHz	synchronous (DRAM uses CPU clock)
66 MHz	66 MHz	100 MHz	33 MHz	Up pseudo-synchronous (DRAM uses MEM clock)

- **Socket 7 Host Interface**

- Supports all Socket-7 / Super-7 processors including 64-bit Intel Pentium™ / Pentium™ with MMX™ , AMD 6K86™ (K6™ and K6-2™), Cyrix/IBM 6x86™ / 6x86MX™ , IDT/Centaur C6, and Rise MP6 CPUs
- 66 / 100 MHz CPU “Front Side Bus”
- Supports 3.3V and sub-3.3V interface to CPU
- Built-in de-skew PLL (Phase Lock Loop) circuitry for optimal skew control within and between clocking regions
- Cyrix/IBM 6x86™ linear burst support
- AMD K6™ and K6-2™ write allocation support
- Supports CPU-to-DRAM write combining
- System management interrupt, memory remap and stop clock mechanisms

- **Advanced L2 Cache**

- Direct map write-back or write-through secondary cache
- Pipelined burst synchronous SRAM (PBSRAM) cache support
- Flexible cache size: 0K / 256K / 512K / 1M / 2MB
- 32 byte line size to match the primary cache
- Integrated 8-bit tag comparator
- 3-1-1-1-1-1 back to back read timing for PBSRAM accesses up to 100 MHz
- Tag timing optimized (less than 4ns setup time) to allow external tag SRAM implementation for most flexible cache organization
- Sustained 3 cycle write access for PBSRAM access or CPU to DRAM & PCI bus post write buffers up to 100 MHz
- Supports CPU single read cycle L2 allocation
- System and video BIOS cacheable and write-protect
- Programmable cacheable region

- **Internal Accelerated Graphics Port (AGP) Controller**

- AGP v2.0 compliant for 1x and 2x transfer modes
- Pipelined split-transaction long-burst transfers up to 533 MB/sec
- Eight level read request queue
- Four level posted-write request queue
- Thirty-two level (quadwords) read data FIFO (128 bytes)
- Sixteen level (quadwords) write data FIFO (64 bytes)
- Intelligent request reordering for maximum AGP bus utilization
- Supports Flush/Fence commands
- Graphics Address Relocation Table (GART)
- One level TLB structure
- Sixteen entry fully associative page table
- LRU replacement scheme
- Independent GART lookup control for host / AGP / PCI master accesses
- Windows 95 OSR-2 VXD and integrated Windows 98 / NT5 miniport driver support

- **Concurrent PCI Bus Controller**

- PCI bus is synchronous / pseudo-synchronous to host CPU bus
- 33 MHz operation on the primary PCI bus
- Supports up to five PCI masters
- Peer concurrency
- Concurrent multiple PCI master transactions; i.e., allow PCI masters from both PCI buses active at the same time
- Zero wait state PCI master and slave burst transfer rate
- PCI to system memory data streaming up to 132Mbyte/sec
- PCI master snoop ahead and snoop filtering
- Six levels (double-words) of CPU to PCI posted write buffers
- Byte merging in the write buffers to reduce the number of PCI cycles and to create further PCI bursting possibilities
- Enhanced PCI command optimization (MRL, MRM, MWI, etc.)
- Forty-eight levels (double-words) of post write buffers from PCI masters to DRAM
- Sixteen levels (double-words) of prefetch buffers from DRAM for access by PCI masters
- Supports L1/L2 write-back forward to PCI master read to minimize PCI read latency
- Supports L1/L2 write-back merged with PCI master post-write to minimize DRAM utilization
- Delay transaction from PCI master reading DRAM
- Read caching for PCI master reading DRAM
- Transaction timer for fair arbitration between PCI masters (granularity of two PCI clocks)
- Symmetric arbitration between Host/PCI bus for optimized system performance
- Complete steerable PCI interrupts
- PCI-2.2 compliant, 32 bit 3.3V PCI interface with 5V tolerant inputs

- **High-Performance DRAM Controller**

- 64-bit DRAM interface synchronous with host CPU (66//100 MHz) or internal Memory Clock (100 MHz)
- Concurrent CPU and AGP access
- Supports both standard PC100 and “Virtual Channel” PC100 SDRAMs as well as FPG and EDO DRAMs
- Different DRAM types (FPG, EDO, and SDRAM) may be used in mixed combinations
- Different DRAM timing for each bank
- Dynamic Clock Enable (CKE) control for SDRAM power reduction
- Mixed 1M / 2M / 4M / 8M / 16MxN DRAMs
- 6 banks up to 768MB DRAMs
- Flexible row and column addresses
- 64-bit data width only
- 3.3V DRAM interface
- Programmable I/O drive capability for MA, command, and MD signals
- Optional bank-by-bank ECC (single-bit error correction and multi-bit error detection) or EC (error checking only) for DRAM integrity
- Two-bank interleaving for 16Mbit SDRAM support
- Two-bank and four bank interleaving for 64Mbit SDRAM support
- Supports maximum 8-bank interleave (i.e., 8 pages open simultaneously); banks are allocated based on LRU
- Seamless DRAM command scheduling for maximum DRAM bus utilization (e.g., precharge other banks while accessing the current bank)
- Four cache lines (16 quadwords) of CPU/cache to DRAM write buffers
- Four quadwords of CPU/cache to DRAM read prefetch buffers
- Concurrent DRAM writeback
- Read around write capability for non-stalled CPU read
- Burst read and write operation
- 5-2-2-2-2-2 back-to-back accesses for EDO DRAM
- 6-1-1-1-2-1-1-1 back-to-back accesses for SDRAM
- BIOS shadow at 16KB increment
- Decoupled and burst DRAM refresh with staggered RAS timing
- Programmable refresh rate and refresh on populated banks only
- CAS before RAS or self refresh

- **Sophisticated Power Management Features**

- Independent clock stop controls for CPU / SDRAM, Internal AGP and PCI bus
- PCI and AGP bus clock run and clock generator control
- Suspend power plane preserves memory data
- Suspend-to-DRAM and Self-Refresh operation
- Dynamic clock gating for internal functional blocks for power reduction during normal operation
- Low-leakage I/O pads

- **General Graphic Capabilities**

- 64-bit Single Cycle 2D/3D Graphics Engine
- Supports 2 to 8 Mbytes of Frame Buffer located in System Memory
- Real Time DVD MPEG-2 and AC-3 Playback
- Video Processor
- I²C Serial Interface
- Integrated 24-bit 230MHz True Color DAC
- Extended Screen Resolutions up to 1600x1200
- Extended Text Modes 80 or 132 columns by 25/30/43/60 rows
- DirectX 6 and OpenGL ICD API

- **High Performance rCADE3D™ Accelerator**

- 32 entry command queue, 32 entry data queue
- 4Kbyte texture cache with over 90% hit rates
- Pipelined Setup/Texturing/Rendering Engines
- DirectDraw™ acceleration
- Multiple buffering and page flipping

Setup Engine

- 32-bit IEEE floating point input data
- Slope and vertex calculations
- Back facing triangle culling
- 1/16 sub-pixel positioning

Rendering Engine

- High performance single pass execution
- Diffused and specula lighting
- Gouraud and flat shading
- Anti-aliasing including edge, scene, and super-sampling
- OpenGL compliant blending for fog and depth-cueing
- 16-bit Z-buffer
- 8/16/32 bit per pixel color formats

Texturing Engine

- D3D compressed texture formats DXT1 and DXT2
- Anisotropic texture filtering
- 1/2/4/8-bits per pixel compact palletized textures
- 16/32-bits per pixel quality non-palletized textures
- Pallet formats in ARGB 565, 1555, or 444
- Tri-linear, bi-linear, and point-sampled filtering
- Mip-mapping with multiple Level-Of-Detail (LOD) calculations and perspective correction
- Color keying for translucency

2D GUI Engine

- 8/15/16/24/32-bits per pixel color formats
- 256 Raster Operations (ROPs)
- Accelerated drawing: BitBLTs, lines, polygons, fills, patterns, clipping, bit masking
- Panning, scrolling, clipping, color expansion, sprites
- 32x32 and 64x64 Hardware Cursor
- DOS graphics and text modes

- **DVD**

- Hardware-Assisted MPEG-2 Architecture for DVD with AC-3
- Simultaneous motion compensation and front-end processing (parsing, decryption and decode)
- Supports full DVD 1.0, VCD 2.0 and CD-Karaoke
- Microsoft DirectShow 2.x native support, backward compatible to MCI
- No additional frame buffer requirements
- Dynamic frame and field de-interlace filtering for high quality playback on VGA monitors (Bob and Weave)
- Tamper-proof software CSS implementation
- Freeze, Fast-Forward, Slow Motion, Reverse
- Pan-and-Scan support for 16:9 sequence

- **Video Processor**

- On-chip Color Space Converter (CSC)
- Anti-tearing via two frame buffer based capture surfaces
- Minifier for video stream compression and filtering
- Horizontal/vertical interpolation with edge recovery
- Dual frame buffer apertures for independent memory access for graphics and video
- YUV 4:2:2/4:1:1/4:2:0 and RGB formats
- Capture / ZV Port to MPEG and video decoder
- Vertical Blank Interval for Intercast™
- Overlay differing video and graphic color depths
- Display two simultaneous video streams from both internal AGP and Capture / ZV Port
- Two scalers and Color Space Converters (CSC) for independent windows

- **Digital Flat Panel (DFP) Interface**

- 85MHz DFP interface supports 1024x768 panels
- Allows external TMDS transmitter for advanced panel interfaces

- **Testability**

- Build-in NAND-tree pin scan test capability

SYSTEM OVERVIEW

The Apollo MVP4 is a PC Socket-7 system logic North Bridge with integrated 2D/3D Graphics accelerator. The core logic portion of the chip is based on the popular 100MHz VIA Apollo MVP3 chipset with enhanced features and graphics accelerator based on the Cyber9398DVD from Trident Microsystems, Inc. The combination of the two leading edge technologies provides a stable, cost-effective, and high performance solution for personal computers, imbedded systems, set-top boxes and others. As shown in Figure 1 below, the Apollo MVP4 will interface to:

- Socket 7 CPU (66 – 100 MHz)
- L2 Cache RAM & Tag
- SDRAM Memory Interface
- PCI Bus (30 - 33 MHz)
- Analog RGB Monitor with DDC
- DFP / Digital Monitor Interface (TMDS)
- Video Capture / Playback CODECs




Figure 1: Apollo MVP4 High Level System Diagram

Apollo MVP4 Core Logic Overview

The Apollo MVP4 – System Media Accelerated North Bridge (SMA) is a high performance, cost-effective and energy efficient solution for the implementation of Integrated 2D/3D Graphics - PCI - ISA personal computer systems from 66 MHz to 100 MHz based on 64-bit Socket-7 (Intel Pentium and Pentium MMX; AMD K6 and K6-2; Cyrix / National 6x86 / 6x86MX, IDT / Centaur C6/WinChip), and Rise MP6 processors.

The Apollo MVP4 controller provides superior performance between the integrated 2D/3D Graphics Engine, CPU, optional synchronous cache, DRAM, and PCI bus with pipelined, burst, and concurrent operation. For L2-Cache solutions using pipelined burst synchronous SRAMs, 3-1-1-1-1-1 timing can be achieved for both read and write transactions at 100 MHz. Tag timing is specially optimized internally (less than 4 nsec setup time) to allow implementation of L2 cache using an external tag for the most flexible cache organization (0K / 256K / 512K / 1M / 2M). Four cache lines (16 quadwords) of CPU/cache to DRAM write buffers with concurrent write-back capability are included on chip to speed up cache read and write miss cycles.

The Apollo MVP4 supports six banks of DRAMs up to 768MB. The DRAM controller supports standard Fast Page Mode (FP) DRAM, EDO-DRAM, Synchronous DRAM (SDRAM), and Virtual Channel Synchronous DRAM in a flexible mix / match manner. The Synchronous DRAM interface allows zero wait state bursting between the DRAM and the data buffers at 100 MHz. The six banks of DRAM can be composed of an arbitrary mixture of 1M / 2M / 4M / 8M / 16MxN DRAMs. The DRAM controller also supports optional ECC (single-bit error correction and multi-bit detection) or EC (error checking) capability separately selectable on a bank-by-bank basis. The DRAM Controller can run at either the host CPU bus frequency (66 / 100 MHz) or at the PC100 memory frequency (100 MHz) with built-in deskew PLL timing control. With the advanced DRAM controller, the Apollo MVP4 allows implementation of the most flexible, reliable, and high-performance DRAM interface.

The Apollo MVP4 also supports full AGP v2.0 capability with the internal 2D/3D Graphics Engine for maximum software compatibility. An eight level request queue plus a four level post-write request queue with thirty-two and sixteen quadwords of read and write data FIFO's respectively are included for deep pipelined and split AGP transactions. A single-level GART TLB with 16 full associative entries and flexible CPU/AGP/PCI remapping control is also provided for operation under protected mode operating environments. Both Windows-95 VXD and Windows-98 / NT5 miniport drivers are supported.

The Apollo MVP4 supports one 32-bit 3.3 / 5V system bus (PCI) that is synchronous / pseudo-synchronous to the CPU bus. The chip also contains a built-in AGP bus -to- PCI bus bridge to allow simultaneous concurrent operations on each bus. Five levels (doublewords) of posted write buffers are included to allow for concurrent CPU and PCI operation. For PCI master operation, forty-eight levels (doublewords) of posted write buffers and sixteen levels (doublewords) of prefetch buffers are included for concurrent PCI bus and DRAM/cache accesses. The chip also supports enhanced PCI bus commands such as Memory-Read-Line, Memory-Read-Multiple, and Memory-Write-Invalid commands to minimize snoop overhead. In addition, advanced features are supported such as snoop ahead, snoop filtering, L1 write-back forward to PCI master, and L1 write-back merged with PCI post write buffers to minimize PCI master read latency and DRAM utilization. Delayed transaction and read caching mechanisms are also implemented for further improvement of overall system performance.

The Apollo MVP4 provides independent clock stop control for the CPU / SDRAM, PCI, and AGP buses and Dynamic CKE control for powering down of the SDRAM. A separate suspend-well plane is implemented for the SDRAM control signals for Suspend-to-DRAM operation. Coupled with the 324-pin Ball Grid Array VIA VT82C596A south bridge chip, a complete PC main board can be implemented with no external TTLs.

The Apollo MVP4 controller coupled with VIA's highly integrated south bridge, the VT82C686A, is ideal for high performance, energy efficient, and highly integrated computer systems. The VT82C686A supports a PCI-to-ISA bus controller, four USB ports, dual bus-master IDE with UltraDMA33/66, AC97 basic digital audio, system hardware monitoring, and integrated "Super-I/O" functionality.

Apollo MVP4 Graphics Controller Overview

The Apollo MVP4 Graphics Controller is a highly integrated display control device that incorporates a 64-bit 3D/2D graphic engine and video accelerator with advanced DVD video and optional TV output capability. It provides a flexible and high performance solution for graphics and video playback acceleration for various color depth and resolution modes.

The Apollo MVP4 Graphics Controller supports a video capture port to import captured live MPEG 1 or MPEG 2 video streams, or DVD decompressed video streams to be overlaid with a graphics stream of mixed color depth displays. In supporting dual live videos, the Apollo MVP4 Graphics Controller offers independent dual video windows ready for videoconferencing and with linear scaling capability.

Integrating the programmable phase lock loop with high speed LUT DACs, the Apollo MVP4 Graphics Controller is a true price/performance solution for the modern multimedia based entertainment PC.

Capability Overview

The Apollo MVP4 Graphics Controller is a fully integrated CRT and TV 64-bit 2D/3D Accelerator. The high performance graphics engine offers high speed 3D image processing in full compliance and compatibility with IBM® VGA and VESA™ extended VGA. As an integrated controller, it allows unprecedented cost and performance advantages by eliminating the need for an external frame buffer while at the same time gaining local access to a larger amount of memory. Many functions can now be eliminated that previously consumed large amounts of bandwidth.

The Apollo MVP4 Graphics Controller, equipped with a single-cycle 3D GUI Engine, pipelines 3D rendering process architecture in hardware, providing real-time interactions with solid 3D models in CAD/CAM, 3D modeling, and 3D games. It supports all key 3D rendering operations, including: Gouraud shading for smooth object surfaces, texture mapping for realistic object textures, 16-bit hardware Z-buffering for fast 3D depth calculations, and Alpha Blending for transparency effects.

The Apollo MVP4 Graphics Controller's highly innovative design, a full 64-bit memory interface with a high performance graphics engine which can support a RAMDAC™ running up to 230MHz, dramatically improves GUI functions and significantly promotes overall system operation.

The Apollo MVP4 Graphics Controller supports a full AGP implementation internally to remain compatible with existing software and programming models. However, since the engine is integrated it enjoys a higher bandwidth and lower latency than is possible with discrete solutions. AGP operations can include direct access of the system memory by the 2D/3D engine to provide increased texture memory.

To meet the requirements of a PC98 graphics adapter in a multimedia PC, the Apollo MVP4 Graphics Controller supports planar video format for MPEG-1, MPEG-2, and DVD-video playback. The dual video playback is capable of overlaying windows for videoconferencing and multimedia displays. Advanced features of the Apollo MVP4 Graphics Controller, such as color space conversion, video scaling, dual video windows, dual-view display, video capture / ZV port, Vertical Blanking Interleave (VBI), a 24-bit True Color DAC, and dual clock synthesizers allow performance at peak levels.

By using an extended 16-bit capture / ZV port the Apollo MVP4 Graphics Controller can support DTV resolution. This port can operate as either an input for video capture or as an output for video display. The Apollo MVP4 Graphics Controller is capable of supporting three simultaneous displays: CRT (analog monitor), Flat Panel (digital monitor), and Video (standard television display), each with a different "window" or desktop.

The Apollo MVP4 integrated graphics controller can drive an external TMDS transmitter. This allows an external flat panel monitor to be interfaced through the industry standard DFP interface. Many different panel types can be supported through this standard.

System Capabilities

The Apollo MVP4 Graphics Controller's main system features include:

- High Performance single cycle GUI
- Highly Integrated RAMDAC™ and Triple Clock Synthesizer
- Full Feature High Performance 3D Graphics Engine
- High speed internal AGP Bus Mastering data bus supporting DVD video playback & 3D
- Hardware implementation of motion compensation
- Dual Video Windows for Videoconferencing
- TrueVideo® Processor
- DirectDraw™ and DirectVideo™ Hardware Support
- Versatile Motion Video Capture/Overlay/Playback Support
- Flexible Frame Buffer Memory Interface
- Advanced Power Management Features
- CRT Power Management (VESA™ DPMS)
- PC98 Hardware Support

High Performance 64-bit 2D GUI

The 64-bit graphics engine of the Apollo MVP4 Graphics Controller significantly improves graphics performance through specialized hardware that accelerates the most frequently used GUI operations and matches the high-speed requirements of CPUs. Functions directly supported in hardware include: BitBLTs, image and text transfer, line draw, short stroke vector draw, rectangle fills, and clipping. The graphics engine supports 256 Raster Operations (ROPs) for up to 32-bit packed pixel graphic modes. The ROP3 Processor in the Apollo MVP4 Graphics Controller is able to perform Boolean functions which allow many additional operations, including transparency, pattern masking, color expansion alignment, and pattern enhancement. Additionally, the graphics engine features linear display memory addressing (up to 4GB memory space), accelerated color expansion modes for graphics text procession, and memory-mapped I/O registers on the graphics engine for faster access time.

Graphic functions are optimized by a 64-bit internal data bus and a four-color hardware cursor/pop-up icon, operating up to a 128x128x2 pixel image, which offloads the CPU. The hardware cursor mechanism can also be used to display patterns stored in the system memory. This pop-up icon is very useful to display user friendly information instantly through simple hot key operations. This advanced function combination allows significant performance increases over standard Super VGA designs and provides outstanding graphics acceleration on GUIs, such as Microsoft® Windows 95®.

Highly Integrated RAMDAC™ & Clock Synthesizer

The highly integrated design of the Apollo MVP4 Graphics Controller offers a “no TTL” solution for cost-effective, high-performance PC multimedia subsystem designs. The 64-bit memory data bus supporting SDRAM and SGRAM memory provides faster data transfer rates for improved system throughput. The Apollo MVP4 Graphics Controller has a built-in, high speed RAMDAC™. The RAMDAC™ is composed of one 256x24 and one 256x18 color lookup table and a triple loop frequency synthesizer, providing the read/write timing control for the Frame Buffer Memory and the refresh of the TV/CRT display.

The integrated frequency synthesizer provides a 125MHz memory clock for high speed DRAM access and a 230MHz video clock which supports various refresh rates up to 85Hz at 1280x1024.

Full Feature High Performance 3D Engine

The Apollo MVP4 Graphics Controller is equipped with an advanced Graphics Drawing, Single Cycle 3D Graphics Engine that performs premium 3D functions at a high level of more than 1M triangles per second. The 3D engine supports Microsoft® Direct3D. The 3D Engine is set up to off-load the CPU from major 3D tasks including slope calculation, sub-pixel positioning, and Tri-striping. By balancing the 3D pipeline and reducing parameter passing, the Apollo MVP4 Graphics Controller provides very high levels of performance. The 3D engine is integrated with a triangle set-up engine that sets up triangles according to vertex input data and accomplishes various functions for 3D rendering. Gouraud shading provides smooth shading for colors across surfaces, perspective correction texture mapping to correct texture data based on the perspective, bi-linear texture filtering for interpolating, alpha blending to compensate colors for the opacity of two colors blended, Z-buffering (16-bit/24-bit), video texturing to overlay 2D video play-back onto 3D images, fogging to simulate weather effects, palletized texture mapping (1-, 4-, or 8-bit) for memory and bandwidth reduction, and anti-aliasing to reduce or eliminate jaggies resulted from alias rendering. The 3D engine also works with the APM system, conserving power while 3D operations are suspended.

Video Processor

Video processor features include: on-chip hardware Color Space Conversion (CSC) for faster data conversion on the fly, Horizontal/Vertical (H/V) scaling with interpolation, edge recovery algorithm logic, gamma correction, and overlay control with different color depths from graphics. The Apollo MVP4 Graphics Controller also includes a fully integrated GUI accelerator, read cache, and command FIFO that optimize memory bandwidth and maximize graphics performance.

The Apollo MVP4 Graphics Controller, with an integrated Video Display and a Capture Engine, supports dual apertures on the PCI bus which enables independent graphic and video data to be transported simultaneously to and from different memory areas and greatly accelerates the performance of both DirectDraw™ and DirectVideo™. The Apollo MVP4 Graphics Controller can provide dual video windows that display different images from different video sources (from the PCI bus and from the capture port) on the same screen. The video image is stored in off-screen memory and is retrieved by the Video Display Processing block for video processing. With the help of DirectDraw™ acceleration for sprites, page flipping, double buffering, and color keying, video processing is performed by utilizing a proprietary edge recovery algorithm for sharper line visibility, de-interlacing, anti-tearing, multitap horizontal filtering, dithering, and scaling operations with bilinear interpolation in both horizontal and vertical directions. Linear scaling permits zoom in/out to any size without any restrictions. In addition, the on-chip hardware Color Space Conversion (CSC) accelerates conversion for 16 bit YUV pixels into linear true color 24 bit RGB pixels on the fly. The additional X and Y minifiers are capable of shrinking video images to any linear fractions, which saves bus bandwidth and memory space. The YUV planar logic of the Apollo MVP4 Graphics Controller supports a YUV 420 format that can eliminate redundant video stream decoding procedures. The load of the CPU is reduced while performing software MPEG or software video conferencing. The color and luminance control provided by the Apollo MVP4 Graphics Controller offers color compensations to prevent color distortion for display devices such as a CRT or TV with Gamma correction and hue adjustment control.

The Video Conferencing feature allows remote and local video images to be displayed simultaneously on the same screen.

Video Capture and DVD

The Apollo MVP4 Graphics Controller has a video capture / ZV port and advanced hardware interface logic allowing it to be directly connected to many MPEG and video decoders.

The Apollo MVP4 Graphics Controller, integrated with a DVD video hardware block for motion compensation, gives existing PCs the ability to play DVD video in MPEG-2 format at high bandwidths with very good video quality.

A new industry standard is being set for transmission of non-video data over a TV broadcast signal during vertical blanking dead time. This technology is referred to as Intercast. The Apollo MVP4 Graphics Controller has the ability to take the entire video stream over the video port, sending the visible video stream to the display memory for display in a window, stripping the VBI data from the stream, and then sending this data to the CPU for processing using PCI Bus Mastering.

Versatile Frame Buffer Interface

The Apollo MVP4 Graphics Controller features a versatile frame buffer interface aperture into main system memory. Optimized performance can be achieved with the single cycle memory bus interface using programmable DRAM timing. The display queue has been increased to reduce the frequency of memory bus requests, optimizing memory bus efficiency for the graphic controller.

With the support of the internal AGP aperture, the Apollo MVP4 Graphics Controller has access to system memory through the GART. In the execute mode, the Apollo MVP4 Graphics Controller is able to use both the dedicated graphics portion and the general portion of system memory for graphics operations. As a result, DVD and 3D rendering performance and quality are greatly enhanced.

Hi-Res and Hi-Ref Display Support

Apollo MVP4 Graphics Controller display enhancements dramatically improve CRT resolution. These enhancements include support of non-interlaced 1280x1024x64K, 1024x768x16M, 800x600x16M, and 640x480x16M colors for "full spectrum" color. Extended text modes of 80 or 132 columns by 25, 30, 43, or 60 rows provide an extended graphics area frequently used in many spreadsheet and database applications. Extended graphics and text modes are supported by software drivers that provide a "ready-to-go" solution, minimizing the need for additional driver development.

A virtual screen can be created with the Apollo MVP4 Graphics Controller. When this function is enabled, a selected portion of a large image can be shown on a smaller display. The image can also be moved across the whole screen, either up or down.

The Apollo MVP4 Graphics Controller is able to automatically detect DDC monitors with I²C signaling.

CRT Power Management (VESA DPMS)

The Apollo MVP4 Graphics Controller conforms to the standard power management schemes defined by VESA™ for CRTs. The Apollo MVP4 Graphics Controller supports four states of VESA™ Display Power Management Signaling (DPMS), which decrease monitor power consumption after timeout periods. VESA™ DPMS power down states (ready, standby, suspend, and off) specify HSYNC and VSYNC signals to control the monitor power down state.

Digital Flat Panel (DFP) Interface

The Apollo MVP4 DFP interface is designed to support industry standard TFT and DSTN panels through an external TMDS transmitter. A Silicon Image SIL140 TMDS transmitter can be used to complete this interface.

MVP4		SIL140
Pin	Color	Pin
PD[23]	B0	D0
PD[22]	B1	D1
PD[21]	G0	D8
PD[20]	G1	D9
PD[19]	R0	D16
PD[18]	R1	D17
PD[17]	B2	D2
PD[16]	B3	D3
PD[15]	G2	D10
PD[14]	G3	D11
PD[13]	R2	D18
PD[12]	R3	D19
PD[11]	B4	D4
PD[10]	B5	D5
PD[9]	B6	D6
PD[8]	B7	D7
PD[7]	G4	D12
PD[6]	G5	D13
PD[5]	G6	D14
PD[4]	G7	D15
PD[3]	R4	D20
PD[2]	R5	D21
PD[1]	R6	D22
PD[0]	R7	D23

Video Capture Interface / ZV Port

A video capture / ZV port is supported for video devices such as MPEG1 and MPEG2. Additionally, a zero-wait state host write buffer, read cache, and memory mapped I/O increase operating speeds and contribute to peak performance levels. All I/O interfaces are 5V tolerant, capable of interfacing with external devices operating at 5V, even though the Apollo MVP4 Graphics Controller runs at 2.5V internally. Graphics system throughput is further enhanced by a command FIFO, allowing maximum bus transfer speed for applications such as Windows™ or AutoCAD™ that directly access video memory.

Complete Hardware Compatibility

The Apollo MVP4 Graphics Controller is fully compliant with the VESA™ DDC and VAFC standards. The Apollo MVP4 Graphics Controller is 100% VGA compatible at both the BIOS and Driver level, allowing full compatibility with virtually any VGA application software. The Apollo MVP4 Graphics Controller provides hardware support to DirectDraw™, offering high-speed game graphics on Windows 95®. The Apollo MVP4 Graphics Controller meets the requirements of PC98 as well, supporting a unique ID for each customer and a unique ID for each model.

PIN DESCRIPTIONS

Table 1. VT8501 Pin Descriptions

CPU Interface			
Signal Name	Pin #	I/O	Signal Description
HD[63:0]	(see pinout tables)	IO	Host CPU Data. These signals are connected to the CPU data bus.
BE[7:0]#	B23, A23, C22, B22, A22, D22, E21, D21	I	Byte Enables. The CPU byte enables indicate which byte lane the current CPU cycle is accessing.
HA[31:3]	(see pinout tables)	IO	Host Address Bus. HA[31:3] connect to the address bus of the host CPU. During CPU cycles HA[31:3] are inputs. These signals are driven by the MVP4 during cache snooping operations.
ADS#	H23	I	Address Strobe. The CPU asserts ADS# in T1 of the CPU bus cycle to initiate a command
M/IO#	F22	I	Memory / IO Command Indicator
W/R#	J22	I	Write / Read Command Indicator
D/C#	J24	I	Data / Control Command Indicator
BRDY#	G26	O	Bus Ready. The MVP4 asserts BRDY# to indicate to the CPU that data is available on reads or has been received on writes.
EADS#	J23	O	External Address Strobe. Asserted by the MVP4 to inquire the L1 cache when serving PCI master accesses to main memory.
KEN# / INV	G22	O	Cache Enable / Invalidate. KEN# / INV functions as both the KEN# signal during CPU read cycles and the INV signal during L1 cache snoop cycles.
HITM#	J25	I	Hit Modified. Asserted by the CPU to indicate that the address presented with the last assertion of EADS# is modified in the L1 cache and needs to be written back.
HLOCK#	H22	I	Host Lock. All CPU cycles sampled with the assertion of HLOCK# and ADS# until the negation of HLOCK# must be atomic.
CACHE#	G23	I	Cacheable Indicator. Asserted by the CPU during a read cycle to indicate the CPU can perform a burst line fill. Asserted by the CPU during a write cycle to indicate that the CPU will perform a burst write-back cycle.
AHOLD	G24	O	Address Hold. The MVP4 asserts AHOLD when a PCI master is accessing main memory. AHOLD is held for the duration of the PCI burst transfer.
NA#	G25	O	Next Address Indicator.
BOFF#	H25	O	Back Off. Asserted by the MVP4 when required to terminate a CPU cycle that was in progress.
SMIACT#	H26	I	System Management Interrupt Active. This is asserted by the CPU when it is in system management mode as a result of SMI.

Note: Clocking of the CPU and cache interfaces is performed with HCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.


Note: All signals above require 4.7K pullups to VCC3 except EADS#, HITM#, AHOLD, HA, and HD.

Note: All signals above connect directly to the host CPU except HA and HD which connect directly to the L2 cache SRAMs and connect to the host CPU through 22 ohm series resistors (see the "Apollo MVP4 Design Guide" for more information).

L2 Cache Control

<u>Signal Name</u>	<u>Pin #</u>	<u>I/O</u>	<u>Signal Description</u>
CADS#	C21	O	Cache Address Strobe. Assertion causes the burst SRAM to load the address register from address pins. Connected to all cache SRAMs.
CADV#	C20	O	Cache Advance. Assertion causes the burst SRAM to advance to the next Quadword in the cache line. Connected to all cache SRAMs.
COE#	B21	O	Cache Output Enable. Typically connected to all cache SRAMs.
CCS#	A21	O	Cache Chip Select. Typically connected to all cache SRAMs.
TA[7:0]	C26, C25, C24, B26, B25, A25, B24, A24	IO	Tag Address. TA0-7 are inputs during CPU accesses and outputs during L2 cache line fills and L2 line invalidates during inquire cycles.
TWE#	C23	O	Tag Write Enable. When asserted, new state and tag addresses are written into the external tag. Connected to all cache SRAMs.
GWE#	B20	O	Global Write Enable. Connected to all cache SRAMs.
BWE#	A20	O	Byte Write Enable. Connected to all cache SRAMs.

Note: VT8501 pinouts were defined for optimum use with the ATX PCB form factor (shown in simplified form below). The general component layout shown may be used as a guide for ATX PCB component placement. For more detailed PCB layout and design information and layout recommendations for other PCB form factors, refer to the "Apollo MVP4 Design Guide".



DRAM Interface			
Signal Name	Pin #	I/O	Signal Description
MD[63:0]	(see pinout tables)	IO	Memory Data. These signals are connected to the DRAM data bus. Note: MD0 is internally pulled up for use in EDO memory type detection.
MECC[7:0]	AE22, AF23, V26, V23, AD22, AE23, V24, U23	IO	DRAM ECC or EC Data. Note: These pins are powered by VSUS
MA[13:0] / Strap Options	AF25, AE25, AE26, AD25, AD26, AC24, AC25, AC26, AB23, AB24, AB25, AB26, AA23, AA24	O / I	Memory Address. DRAM address lines. These pins are also used for power-up strapping options (sampled on the rising edge of RESET#): MA13-12 Rx68[1-0] Host CPU Bus Frequency (0=Auto, 1=100, 2=66) MA11 SERR Pin Function (0=SERR, 1=PWRGD) MA10-9 North Bridge Clock Delay (0-3 Clocks) MA8 -reserved- MA7 Graphics Test Mode (0 =Normal, 1 = Test Mode) MA6 LCD Output (0 = Off, 1 = On) MA5-3 Panel Type (0-3 = TFT, 4-7 = DSTN) MA2 -reserved- MA1-0 Graphics Clock Delay (0-3 Clocks) All pins have internal pull-downs for default low (0). Strap 1 using 4.7KΩ.
RAS5#/ CS5#/ CKE1#, RAS4#/ CS4#/ CKE0#, RAS3#/ CS3#, RAS2#/ CS2#, RAS1#/ CS1#, RAS0#/ CS0#	AA25, AA26, Y23, Y24, Y25, Y26	O	Multipfunction Pins 1. FPG/EDO DRAM: Row Address Strobe of each bank. 2. Synchronous DRAM: Chip select of each bank. 3. Clock Enable: Clock enables 1-0 (see SCASC# & SRASC# for CKE[3-2]#). CKE[3-0]# may be connected to the DRAM modules in any order. Each DRAM module requires 2 clock enables, so CKE[3-0]# may only be used to implement Suspend to RAM with the first 2 modules. Note: These pins are powered by VSUS.
CAS#[7:0] / DQM#[7:0]	AD23, AE24, W26, V22, AF24, AD24, W25, V25	O	Multipfunction Pins 1. FPG/EDO DRAM: Column Address Strobe of each byte lane. 2. Synchronous DRAM: Data mask of each byte lane. Note: These pins are powered by VSUS.
SRASA#, SRASB#, SRASC# / CKE3#	U25, U26, U22	O	Row Address Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2). See RAS[5-4]# for an explanation of CKE3#.
SCASA#, SCASB#, SCASC# / CKE2#	T26, T22, U24	O	Column Address Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2). See RAS[5-4]# for an explanation of CKE2#.
SWEA#/ MWEA#, SWEB#/ MWB#, SWEC#/ MWEC#	W23, W22, Y22	O	Write Enable Command Indicator. For support of up to three Synchronous DRAM DIMM slots (these are not copies as each DIMM slot may have separate timing). Multifunction pins, used as MWE# pins for FPG/EDO memory. "A" controls banks 0-1 (module 0), "B" controls banks 2-3 (module 1), and "C" controls banks 4-5 (module 2). Note: These pins are powered by VSUS.

Note: Clocking of the memory subsystem uses memory clock (MCLK); see the clock pin group at the end of the pin descriptions section for descriptions of the clock pins.

Note: Connect all memory interface pins except MD and MECC to the DRAM modules through 22Ω series resistors (see the Apollo MVP4 Design Guide" for more specific connection details and PCB layout recommendations).

PCI Bus Interface

Signal Name	Pin #	I/O	Signal Description
AD[31:0]	(see pinout tables)	IO	Address/Data Bus. The standard PCI address and data lines. The address is driven with FRAME# assertion and data is driven or received in following cycles.
CBE[3:0]#	AC5, AD7, AD9, AB10	IO	Command/Byte Enables. Commands are driven with FRAME# assertion. Byte enables corresponding to supplied or requested data are driven on following clocks.
PAR	AC8	IO	Parity. A single parity bit is provided over AD[31:0] and C/BE[3:0].
FRAME#	AF7	IO	Frame. Assertion indicates the address phase of a PCI transfer. Negation indicates that one more data transfer is desired by the cycle initiator. 10KΩ pullup to VCC3.
IRDY#	AE7	IO	Initiator Ready. Asserted when initiator is ready for data transfer. 10KΩ pullup to VCC3.
TRDY#	AB7	IO	Target Ready. Asserted when target is ready for data transfer. 10KΩ pullup to VCC3.
STOP#	AE8	IO	Stop. Asserted by the target to request the master to stop the current transaction. 10KΩ pullup to VCC3.
DEVSEL#	AC7	IO	Device Select. This signal is driven by the MVP4 when a PCI initiator is attempting to access main memory. It is an input when the MVP4 is acting as a PCI initiator. 10KΩ pullup to VCC3.
LOCK#	AF8	IO	Lock. Used to establish, maintain, and release resource lock. 10KΩ pullup to VCC3.
SERR#/PWRGD	AB8	IO / I	System Error. The MVP4 will pulse this signal when it detects a system error condition (10KΩ pullup to VCC3). May optionally be configured as a PWRGD input (see strapping pin MA11).
PREQ#	AF12	I	South Bridge Request. This signal comes from the South Bridge. PREQ# is the South Bridge request for the PCI bus. 10KΩ pullup to VCC3.
PGNT#	AC12	O	South Bridge Grant. This signal driven by the MVP4 to grant PCI access to the South Bridge. 10KΩ pullup to VCC3.
REQ[3:0]#	AC1, AC3, AD2, AE1	I	PCI Master Request. PCI master requests for use of the PCI bus. 2.2KΩ pullup to VCC5.
GNT[3:0]#	AB5, AC2, AD1, AD3	O	PCI Master Grant. Permission is given to the master to use the PCI bus. 2.2KΩ pullup to VCC3.
REQX#	AB4	I	High Priority PCI Master Request. VIA special high priority master request for use of the PCI bus. 4.7KΩ pullup to VCC3 if not used.
GNTX#	AB3	O	High Priority PCI Master Grant. Permission is given to the VIA high priority master to use the PCI bus.
INTA#	Y5	O	PCI Interrupt Out. INTA# is an asynchronous active low output used to signal an event that requires handling. It is driven by the integrated graphics controller.

Note: Clocking of the PCI interface is performed with PCLK; see the clock pin group at the end of the pin descriptions section for descriptions of the clock input pins.

Clock / Reset Control			
Signal Name	Pin #	I/O	Signal Description
HCLK	AC21	I	Host Clock. This pin receives the host CPU clock. This clock is used by all logic in the host CPU domain. It is driven by the external clock synthesizer.
MCLKI	AF22	I	Memory Clock In. This clock is used by internal clock logic to maintain the proper phase relationship with MCLKO. It is driven by the external clock synthesizer.
MCLKO	AB21	O	Memory Clock Out. Created on-chip from MCLKI and used by the memory controller as a timing reference for creation of all memory timing sequences. It is connected to the external clock chip for use in maintaining proper phase relationships.
PCLK	AB12	I	PCI Clock. This clock is used by all on-chip logic in the PCI clock domain. This input must be 33 MHz maximum to comply with PCI specification requirements and must be synchronous with the host CPU clock (HCLK) with an HCLK:PCLK frequency ratio of 2:1 (66MHz CPU clock) or 3:1 (100 MHz CPU clock). The PCI clock needs to be controlled to within 1.5 ± 0.5 nsec relative to the host CPU clock (CPU leads).
PCKRUN#	AC13	IO	PCI Clock Run. For implementation of PCI bus clock control for low-power PCI bus operation. Refer to the “PCI Mobile Design Guidelines” and “Apollo MVP4 Design Guide” documents for additional information.
XLTI	AA4	I	Crystal Input. 14.31818 MHz for the video clock synthesizer reference. Connect to a 14.31818 MHz clock source if a crystal not used. Connect to main ground plane GND with 10pF if using a crystal.
XLTO	AA5	O	Crystal Output. 14.31818 MHz for the video clock synthesizer reference. Leave open if a clock source is used instead of a crystal. Connect to main ground plane GND with 10pF if using a crystal.
RESET#	AF13	I	Reset. Driven from the South Bridge RESET signal through an inverter. When asserted (low), this signal resets the MVP4 and sets all register bits to the default value. This signal also connects to the PCI bus (South Bridge RESET drives the ISA bus if implemented). The rising edge of this signal is used to sample all power-up strap options (see memory interface MA pins).
PWROK	AE13	I	Power OK. Connect to South Bridge and Power Good circuitry.
SUST#	AC22	I	Suspend Status. For implementation of the Suspend-to-DRAM feature. <u>Input logic for this pin is powered by VSUS.</u> Connect to the South Bridge SUST# pin or to a 10KΩ pullup to VSUS if not used.
SUSP	F5	I	Suspend. For implementation of the Suspend-to-DRAM feature. <u>Input logic for this pin is powered by VSUS.</u> Connect to South Bridge GPO pin or to a 10KΩ pullup to VSUS if not used.

Miscellaneous			
Signal Name	Pin #	I/O	Signal Description
ENTST#	F4	I	Test Mode Enable. 4.7KΩ pullup to VCC3 for normal operation.
IMIO	N2	O	IMI Out. Leave open.
IMIIN	N4	I	IMI In. 4.7KΩ pullup to VCC3.

CRT Interface

Signal Name	Pin #	I/O	Signal Description
RED	C2	A	Red. Red analog output to the CRT. Connect 75Ω load resistor to GNDR (RGB Return) and connect to VGA connector through a series ferrite bead and 10pF capacitors to GNDR on both input and output sides of the bead (see “Apollo MVP4 Design Guide”).
GRN	D3	A	Green. Green analog output to the CRT. Connect same as RED.
BLUE	D2	A	Blue. Blue analog output to the CRT. Connect same as RED.
H SYNC	E2	O	Horizontal Sync. Digital horizontal sync output to the CRT. Also used (with VSYNC) to signal power management state information to the CRT per the VESA™ DPMSTM standard. Connect to VGA connector through a series 47Ω resistor and 120pF capacitor to ground (see “Apollo MVP4 Design Guide”).
V SYNC	E1	O	Vertical Sync. Digital vertical sync output to the CRT. Also used (with HSYNC) to signal power management state information to the CRT per the VESA™ DPMS™ standard. Connect to VGA connector through a series 47Ω resistor and 120pF capacitor to ground (see “Apollo MVP4 Design Guide”).
SDA	F2	IO	DDC Data/Address. Serial I ² C protocol for VESA™ DDC2B signaling to the CRT. Connect this pin to VCC5 through a $4.7K\Omega$ pullup. Connect to the VGA connector only (pin 12 of the connector). Connect through a ferrite bead and 120pF capacitor to ground (on the output side of the bead). Refer to the “Apollo MVP4 Design Guide” for additional information.
SCL	F3	IO	DDC Clock. Serial I ² C protocol for VESA™ DDC2B signaling to the CRT. Connect this pin to VCC5 through a $4.7K\Omega$ pullup. Connect to the VGA connector only (pin 15 of the VGA connector). Connect through a ferrite bead and 120pF capacitor to ground (on the output side of the bead). Refer to the “Apollo MVP4 Design Guide” for additional information.

DFP Interface

Signal Name	Pin #	I/O	Signal Description
PD[23-0]	(see pin list)	O	Panel Data. Digital monitor pixel data outputs.
SHFCLK	H5	O	Shift Clock. Clock for transferring digital pixel data.
DE	H4	O	Data Enable. Indicates valid data on PD[23-0].
LP	G4	O	Line Pulse. Digital monitor equivalent of HSYNC.
FLM	G5	O	First Line Marker. Digital monitor equivalent of VSYNC.
ENPVDD	F1	O	Enable Panel VDD Power.
ENPVEE	G1	O	Enable Panel VEE Power.
ENPBBLT	G3	O	Enable Panel Backlight.

Note: Connect SHFCLK, DE, LP, and FLM to external TMDS transmitters through series 22Ω resistors. See the “Apollo MVP4 Design Guide” for DFP interface design examples and additional information.

TV Input / Video Interface

<u>Signal Name</u>	<u>Pin #</u>	<u>I/O</u>	<u>Signal Description</u>
VIDD[15-0]	(see pin list)	IO	Video Capture / Playback Data. Connect to TV decoder if used.
VIDHS	U4	IO	Video Horizontal Sync. Connect to TV decoder if used.
VIDVS	U3	IO	Video Vertical Sync. Connect to TV decoder if used.
VIDCLK	V3	IO	Video Clock. Connect to TV decoder through a series 22Ω resistor.

Note: Refer to the “Apollo MVP4 Design Guide” for video interface design examples.

TV Output Interface

<u>Signal Name</u>	<u>Pin #</u>	<u>I/O</u>	<u>Signal Description</u>
TVD[7-0]	V2, U5, V1, V5, V4, W5, W2, W1	O	TV Output Data. Connect to TV encoder if used.
TVHS	W4	O	TV Horizontal Sync. Connect to TV encoder if used.
TVVS	Y3	O	TV Vertical Sync. Connect to TV encoder if used.
TVCLK	Y4	O	TV Clock. Connect to TV encoder through a series 22Ω resistor.

Note: Refer to the “Apollo MVP4 Design Guide” for TV interface design examples.

Digital Power and Ground			
Signal Name	Pin #	I/O	Signal Description
VCC5	U6	P	Power for Display / Video Interfaces (5V ±5%). Power for CRT H/VSYNC, DFP interface, video interface, and TV interface. Used to provide adequate output voltage swing for driving external video devices. Also used to provide 5V input tolerance from those interfaces.
VCC3	C8, C19, F7, F8, F19, F20, G6, G21, H3, H6, H21, H24, L12, L15, M11, M16, R11, R16, T12, T15, W3, W6, W21, W24, Y6, Y21, AA7, AA8, AA19, AA20, AD8, AD19	P	Power for On-Board Interfaces (2.5V to 3.3V ±5%). Power for host CPU / L2 Cache interface, PCI bus interface, and memory interface (except pins listed below under VSUS).
VSUS3	U21, AB19	P	Suspend Power (3.3V ±5%). Power for memory interface signals SRASC#, SCASC#, SWEC#, SWEB#, RAS[5-0]#, CAS[7-0]#, and MECC[7-0] as well as SUSTAT# and SUSCLK. Connect to VCC3 if suspend functions are not implemented.
VSUS2	AA22	P	Suspend Power (2.5V ±5%). Connect to VCCI if suspend functions are not implemented.
VCCI	F9, F18, J6, J21, V6, V21, AA9, AA18	P	Power for On-Chip Internal Logic (2.5V ±5%).
VCCD	Y1	P	Power for Video Clock Synthesizer Digital Logic (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to main ground plane GND with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see "Apollo MVP4 Design Guide").
VCCR	D1	P	Power for RAMDAC Video Output Digital Logic (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to main ground plane GND with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see "Apollo MVP4 Design Guide").
GND	A13, A26, C14, D4, D23, E13, E14, F6, F21, L11, L13, L14, L16, M12-M15, N3, N5, N11-N16, N22, N26, P1, P5, P11-P16, P22, R12-R15, T11, T13, T14, T16, AA6, AA21, AB13, AB14, AC4, AC23, AD13, AF14, AF26	P	Ground. Connect to primary PCB ground plane.

Commonly Used Prefix / Suffix Letters in Signal Names:

I = Internal Logic
 M = Memory (SDRAM) Interface
 H = Host CPU Interface
 P = PCI Bus Interface
 G = AGP Bus Interface (internal in MVP4)
 U (or USB) = USB (Universal Serial Bus)
 H (or HWM) = Hardware Monitoring
 SUS = Suspend Power
 A = North Bridge Clock Synthesizer

V1 = Video Clock Synthesizer PLL1
 V2 = Video Clock Synthesizer PLL2
 D = Video Clocks Digital Data Path
 R = RAMDAC Digital Data Path
 S = RAMDAC Current Source
 RGB = Analog Video Out Return
 TV = TV Out
 VID = TV In

Clock Power / Ground and Filtering			
Signal Name	Pin #	I/O	Signal Description
VCCA	AB16, AC16	P	Power for North Bridge Clock Circuitry (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to GNDA with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see “Apollo MVP4 Design Guide”).
GNDA	AA17, AB17	P	Ground for North Bridge Clock Circuitry. Connect to main ground plane GND through a ferrite bead. (see “Apollo MVP4 Design Guide”).
VCCV1	Y2	P	Power for Video Clock Synthesizer 1 Analog Circuitry (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to GNDV1 with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see “Apollo MVP4 Design Guide”).
GNDV1	AA1	P	Ground for Video Clock Synthesizer 1. Connect to main ground plane through a ferrite bead.
VLF1	AA3	A	Low Pass Filter Capacitor for Video Clock Synthesizer 1. Connect to GNDV1 through a 560pF capacitor.
VCCV2	AA2	P	Power for Video Clock Synthesizer 2 Analog Circuitry (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to GNDV2 with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see “Apollo MVP4 Design Guide”).
GNDV2	AB1	P	Ground for Video Clock Synthesizer 2. Connect to main ground plane through a ferrite bead.
VLF2	AB2	A	Low Pass Filter Capacitor for Video Clock Synthesizer 2. Connect to GNDV2 through a 560pF capacitor.

RAMDAC Output Power / Ground and Analog Control			
Signal Name	Pin #	I/O	Signal Description
VCCS	C1	P	Power for RAMDAC Current Source Circuitry (2.5V ±5%). Connect to VCCI through a ferrite bead and decouple to GNDS with 0.001uF and 0.1uF ceramic and 10uF tantalum capacitors (see “Apollo MVP4 Design Guide”).
GNDS	B1	P	Ground for RAMDAC Current Source Circuitry. Connect to main ground plane through a ferrite bead.
COMP	E4	A	Compensation Capacitor. RAMDAC analog control. Connect to VCCS using a 0.1 uF capacitor.
IRSET	E3	A	RAMDAC Current Set Point Resistor. RAMDAC analog control. Connect to GNDS through a 360Ω 1% resistor.
GNDRGB	A1	P	RGB Video Output Return. Connection point for the RGB load resistors. Also used as a shield for the RGB video output traces to the VGA display connector. Connects to RGB return pins 6, 7, and 8 of the VGA connector. Connect to main ground plane through a ferrite bead. Refer to the “Apollo MVP4 Design Guide” for more specific connection and PCB layout details.

REGISTERS

Register Overview

The following tables summarize the configuration and I/O registers of the MVP4. These tables also document the power-on default value (“Default”) and access type (“Acc”) for each register. Access type definitions used are RW (Read/Write), RO (Read/Only), “—” for reserved / used (essentially the same as RO), and RWC (or just WC) (Read / Write 1’s to Clear individual bits). Registers indicated as RW may have some read-only bits that always read back a fixed value (usually 0 if unused); registers designated as RWC or WC may have some read-only or read write bits (see individual register descriptions following these tables for details). All offset and default values are shown in hexadecimal unless otherwise indicated.

Table 2. Register Summary

I/O Ports

Port #	I/O Port	Default	Acc
22	PCI / AGP Arbiter Disable	00	RW
CFB-8	Configuration Address	0000 0000	RW
CFF-C	Configuration Data	0000 0000	RW

Device 1 - PCI-to-PCI Bridge
Header Registers

Offset	Configuration Space Header	Default	Acc
1-0	Vendor ID	1106	RO
3-2	Device ID	8501	RO
5-4	Command	0007	RW
7-6	Status	0220	WC
8	Revision ID	nn	RO
9	Program Interface	00	RO
A	Sub Class Code	04	RO
B	Base Class Code	06	RO
C	-reserved- (cache line size)	00	—
D	Latency Timer	00	RW
E	Header Type	01	RO
F	Built In Self Test (BIST)	00	RO
10-17	-reserved- (base address registers)	00	—
18	Primary Bus Number	00	RW
19	Secondary Bus Number	00	RW
1A	Subordinate Bus Number	00	RW
1B	-reserved- (secondary latency timer)	00	—
1C	I/O Base	F0	RW
1D	I/O Limit	00	RW
1F-1E	Secondary Status	0000	RO
21-20	Memory Base	FFF0	RW
23-22	Memory Limit (Inclusive)	0000	RW
25-24	Prefetchable Memory Base	FFF0	RW
27-26	Prefetchable Memory Limit	0000	RW
28-3D	-reserved- (unassigned)	00	—
3F-3E	PCI-to-PCI Bridge Control	00	RW

Device-Specific Registers

Offset	PCI Bus #2 Control	Default	Acc
40	CPU-to-PCI Flow Control 1	00	RW
41	CPU-to-PCI Flow Control 2	00	RW
42	PCI Master Control	00	RW
43-4F	-reserved- (unassigned)	00	—

Capture Registers (2200)

I/O Port	Capture Registers	Default	Acc
2203-2200	Capture Command	—	RW

DVD Registers (2280-22FF)

I/O Port	DVD Registers	Default	Acc
2280	MC ID	—	R
2281	MC Control	—	RW
2282	MC Frame Buffer Config	—	RW
2283	-reserved-	—	—
2285-2284	MC Status	—	RW
2287-2284	MC Command Queue	—	RW
228B-2288	MC Y-Reference Address	—	RW
228F-228C	MC U-Reference Address	—	RW
2293-2290	MC V-Reference Address	—	RW
2297-2294	MC Display Y-Address Offset	—	RW
229B-2298	MC Display U-Address Offset	—	RW
229F-229C	MC Display V-Address Offset	—	RW
22A0	MC H Macroblock Count	—	RW
22A1	-reserved-	—	—
22A2	MC V Macroblock Count	—	RW
22A3	-reserved-	—	—
22A5-22A4	MC Frame Buffer Y-Length	—	RW
22A7-22A6	-reserved-	—	—
22AB-22A8	Color Palette Entries	—	RW
22AF-22AC	-reserved-	—	—
22B3-22B0	SP BUF0 Pixel Start Address	—	RW
22B7-22B4	SP BUF1 Pixel Start Address	—	RW
22BB-22B8	SP BUF0 Cmd Start Address	—	RW
22BF-22BC	SP BUF1 Cmd Start Address	—	RW
22C1-22C0	SP Y Display Offset	—	RW
22CF-22C2	-reserved-	—	—
22D0	Digital TV Encoder Control	—	RW
22D3-22D1	Digital TV Encoder CFC	—	RW
22FF-22D4	-reserved-	—	—

Extended Registers – Non-Indexed I/O Ports

I/O Port	Extended Non-Indexed Regs	Default	Acc
3D8	Alt Destination Segment Addr	00	RW
3D9	Alt Source Segment Address	—	RW
3xB	Alt Clock Select	—	RW

Note: 3xB notation indicates that these registers are accessible at either 3BB or 3DB depending on the setting of the color / mono bit.

Extended Registers – VGA Graphics Controller Indexed

Port	Index	Extd Graphics Ctrlr Regs	Default	Acc
3CE/F	E	Old / New Src Segment Addr	00	RW
3CE/F	F	Misc Extended Function Ctrl	00	RW
3CE/F	10-1F	-reserved-	—	—
3CE/F	20-2F	Power Management Regs		
	20	Standby Timer Control	0xxx0000b	RW
	21	Power Management Control 1	00	RW
	22	Power Management Control 2	00	RW
	23	Power Status	—	RW
	24	Soft Power Control	E0	RW
	25	Power Control Select	FF	RW
	26	DPMS Control	00	RW
	28-27	GPIO Control	0000	RW
	29	-reserved-	—	—
	2A	Suspend Pin Timer	00	RW
	2B	-reserved-	—	—
	2C	Miscellaneous Pin Control	00	RW
2D-2E	-reserved-		—	—
	2F	Miscellaneous Internal Ctrl	00	RW
3CE/F	30-5A	-reserved-	—	—
3CE/F	5A-5F	Scratch Pad 0-5	—	RW
3CE/F	60-7F	-reserved-	—	—

3D Graphics Engine Registers

These registers are addressed at offsets from the Graphics Engine Base Address (GEbase). All registers are 32-bit.

Offset	Span Engine Registers	Default	Acc
3-0	Parameter Source 1	—	RW
7-4	Parameter Source 2	—	RW
B-8	Parameter Destination 1	—	RW
F-C	Parameter Destination 2	—	RW
Offset	VGA Core Registers	Default	Acc
13-10	Right View Display Base Addresses	—	RW
17-14	Left View Display Base Addresses	—	RW
1B-18	Block Write Start Address	—	RW
1F-1C	Block Write Area / End Address	—	RW
23-20	GE Status	—	R
27-24	GE Control	—	W
2B-28	GE Debug	—	R
2F-2C	Wait Mask	—	RW
Offset	Rasterization & Setup Engine Regs	Default	Acc
33-30	Primitive Attribute	—	RW
37-34	-reserved-	—	—
3B-38	-reserved-	—	—
3F-3C	Primitive Type	—	W
3F-3C	Setup Engine Status	—	R
Offset	Pixel Engine Registers	Default	Acc
43-40	-reserved-	—	—
47-44	Drawing Command	—	RW
4B-48	Raster Operation (ROP)	—	RW
4F-4C	Z-Function	—	RW
53-50	Texture Function	—	RW
57-54	Clipping Window 0	—	RW
5B-58	Clipping Window 1	—	RW
5F-5C	-reserved-	—	—
63-60	Color 0	—	RW
67-64	Color 1	—	RW
6B-68	Color Key	—	RW
6F-6C	Pattern and Style	—	RW
73-70	Pattern Color	—	RW
77-74	Pattern Foreground Color	—	RW
7B-78	Pattern Background Color	—	RW
7F-7C	Alpha	—	RW
83-80	Alpha Function	—	RW
87-84	Bit Mask	—	RW
8B-88	-reserved-	—	—
8F-8C	-reserved-	—	—
93-90	-reserved-	—	—
97-94	-reserved-	—	—
9B-98	-reserved-	—	—
9F-9C	-reserved-	—	—

Offset	Texture Engine Registers	Default	Acc
A3-A0	Texture Control	—	RW
A7-A4	Texture Color	—	RW
AB-A8	Palette Data	—	W
AF-AC	Texture Boundary	—	RW
Offset	Command List Control Registers	Default	Acc
B3-B0	-reserved-	—	—
B7-B4	-reserved-	—	—
Offset	Memory Interface Registers	Default	Acc
BB-B8	Destination Stride & Buffer 0	—	RW
BF-BC	Destination Stride & Buffer 1	—	RW
C3-C0	Destination Stride & Buffer 2	—	RW
C7-C4	Destination Stride & Buffer 3	—	RW
CB-C8	Source Stride & Buffer 0	—	RW
CF-CC	Source Stride & Buffer 1	—	RW
D3-D0	Source Stride & Buffer 2	—	RW
D7-D4	Source Stride & Buffer 3	—	RW
DB-D8	Z Depth & Buffer	—	RW
DF-DC	Texture Base Level 0 (1:1 Map)	—	RW
E3-E0	Texture Base Level 1	—	RW
E7-E4	Texture Base Level 2	—	RW
EB-E8	Texture Base Level 3	—	RW
EF-EC	Texture Base Level 4	—	RW
F3-F0	Texture Base Level 5	—	RW
F7-F4	Texture Base Level 6	—	RW
FB-F8	Texture Base Level 7	—	RW
FF-FC	Texture Base Level 8 (mallest)	—	RW
Offset	Data Port Area	Default	Acc
1xxxx	Data Port Area	—	—

Miscellaneous I/O

One I/O port is defined in the MVP4: Port 22.

Port 22 – PCI Arbiter Disable.....RW

- | | |
|---|----------------------|
| 7-2 Reserved | always reads 0 |
| 1 PCI #2 (AGP) Arbiter Disable | |
| 0 Respond to GREQ# signal | default |
| 1 Do not respond to GREQ# signal | |
| 0 PCI #1 Arbiter Disable | |
| 0 Respond to all REQ# signals | default |
| 1 Do not respond to any REQ# signals, including PREQ# | |

This port can be enabled for read/write access by setting bit-7 of Device 0 Configuration Register 78.

Configuration Space I/O

All registers in the MVP4 (listed above) are addressed via the following configuration mechanism:

Mechanism #1

These ports respond only to double-word accesses. Byte or word accesses will be passed on unchanged.

Port CFB-CF8 - Configuration Address.....RW

- | | |
|---|---|
| 31 Configuration Space Enable | |
| 0 Disabled | default |
| 1 Convert configuration data port writes to configuration cycles on the PCI bus | |
| 30-24 Reserved | always reads 0 |
| 23-16 PCI Bus Number | Used to choose a specific PCI bus in the system |
| 15-11 Device Number | Used to choose a specific device in the system (devices 0 and 1 are defined) |
| 10-8 Function Number | Used to choose a specific function if the selected device supports multiple functions (only function 0 is defined). |
| 7-2 Register Number (also called the "Offset") | Used to select a specific DWORD in the configuration space |
| 1-0 Fixed | always reads 0 |

Port CFF-CFC - Configuration Data.....RW

Refer to PCI Bus Specification Version 2.1 for further details on operation of the above configuration registers.

Register Descriptions

Device 0 Header Registers - Host Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number, function number, and device number equal to zero.

Device 0 Offset 1-0 - Vendor ID RO

15-0 **ID Code** (reads 1106h to identify VIA Technologies)

Device 0 Offset 3-2 - Device ID RO

15-0 **ID Code** (reads 0501h to identify the VT8501)

Device 0 Offset 5-4 - Command RW

15-10 **Reserved** always reads 0

9 **Fast Back-to-Back Cycle Enable** RO
 0 Fast back-to-back transactions only allowed to the same agent default
 1 Fast back-to-back transactions allowed to different agents

8 **SERR# Enable** RO
 0 SERR# driver disabled default
 1 SERR# driver enabled
 (SERR# is used to report parity errors if bit-6 is set).

7 **Address / Data Stepping** RO
 0 Device never does stepping default
 1 Device always does stepping

6 **Parity Error Response** RW
 0 Ignore parity errors & continue default
 1 Take normal action on detected parity errors

5 **VGA Palette Snoop** RO
 0 Treat palette accesses normally default
 1 Don't respond to palette accesses on PCI bus

4 **Memory Write and Invalidate Command** RO
 0 Bus masters must use Mem Write default
 1 Bus masters may generate Mem Write & Inval

3 **Special Cycle Monitoring** RO
 0 Does not monitor special cycles default
 1 Monitors special cycles

2 **Bus Master** RO
 0 Never behaves as a bus master
 1 Can behave as a bus master default

1 **Memory Space** RO
 0 Does not respond to memory space
 1 Responds to memory space default

0 **I/O Space** RO
 0 Does not respond to I/O space default
 1 Responds to I/O space

Device 0 Offset 7-6 - Status RWC

15 Detected Parity Error

0 No parity error detected default
 1 Error detected in either address or data phase.
 This bit is set even if error response is disabled (command register bit-6). write one to clear

14 Signaled System Error (SERR# Asserted)

..... always reads 0

13 Signaled Master Abort

0 No abort received default
 1 Transaction aborted by the master
 write one to clear

12 Received Target Abort

0 No abort received default
 1 Transaction aborted by the target
 write 1 to clear

11 Signaled Target Abort always reads 0

0 Target Abort never signaled

10-9 DEVSEL# Timing

00 Fast
 01 Medium always reads 01
 10 Slow
 11 Reserved

8 Data Parity Error Detected

0 No data parity error detected default
 1 Error detected in data phase. Set only if error response enabled via command bit-6 = 1 and VT8501 was initiator of the operation in which the error occurred. write one to clear

7 Fast Back-to-Back Capable always reads 1

6 Reserved always reads 0

5 66MHz Capable always reads 0

4 Supports New Capability list always reads 1

3-0 Reserved always reads 0

Device 0 Offset 8 - Revision ID RO

7-0 **VT8501 Chip Revision Code**

Device 0 Offset 9 - Programming Interface RO

7-0 **Interface Identifier** always reads 00

Device 0 Offset A - Sub Class Code RO

7-0 **Sub Class Code** reads 00 to indicate Host Bridge

Device 0 Offset B - Base Class Code RO

7-0 **Base Class Code** .. reads 06 to indicate Bridge Device

Device 0 Offset D - Latency Timer RW

Specifies the latency timer value in PCI bus clocks.

7-3 **Guaranteed Time Slice for CPU** default=0

2-0 **Reserved** (fixed granularity of 8 clks) .. always read 0
 Bits 2-1 are writeable but read 0 for PCI specification compatibility. The programmed value may be read back in Offset 75 bits 5-4 (PCI Arbitration 1).

Device 0 Host Bridge Header Registers (continued)
Device 0 Offset E - Header Type.....RO

7-0 Header Type Codereads 00: single function

Device 0 Offset F - Built In Self Test (BIST).....RO

7 BIST Supportedreads 0: no supported functions

6-0 Reservedalways reads 0

Device 0 Offset 13-10 - Graphics Aperture BaseRW

31-28 Upper Programmable Base Address Bits def=0

27-20 Lower Programmable Base Address Bits def=0

These bits behave as if hardwired to 0 if the corresponding Graphics Aperture Size register bit (Device 1 Offset 84h) is 0.

27	26	25	24	23	22	21	20	(This Register)
<u>7</u>	<u>6</u>	<u>5</u>	<u>4</u>	<u>3</u>	<u>2</u>	<u>1</u>	<u>0</u>	(Gr Aper Size)
RW	1M							
RW	2M							
RW	4M							
RW	8M							
RW	16M							
RW	32M							
RW	64M							
RW	0	0	0	0	0	0	0	128M
0	0	0	0	0	0	0	0	256M

19-0 Reserved always reads 00008

Note: The locations in the address range defined by this register are prefetchable.

Device 0 Offset 37-34 - Capability Pointer.....RO

Contains an offset from the start of configuration space.

31-0 AGP Capability List Pointeralways reads A0h

Device 0 Configuration Registers - Host Bridge

Cache Control

Device 0 Offset 50 - Cache Control 1.....RW

7-6 Cache Enable / Initialize

- 00 Cache disabledefault
- 01 Cache Initialize - always does L2 fill
- 10 Cache enable (normal operation)
- 11 Reserved (do not use)

5 Linear Burst

- 0 Disabledefault
- 1 Enable

4-3 Tag Configuration

- 00 8+0 - 8 Tag bits, no alt (dirty) bit.....default
- 01 7+1 - 7 Tag bits + alternate (dirty) bit
- 1x Reserved

2-0 Reservedalways read 0

Device 0 Offset 51 - Cache Control 2.....RW

7-6 Reserved (no function).....RW

5 Backoff CPU

Set to one to backoff CPU when non-streaming access to fill L2 cache. Used when register 52h bit-2 is set for "L2 fill when CACHE# is inactive". This bit should normally be set to 0 for best performance, but performance differences are typically not significantly noticeable at the system level.

- 0 Defer ready return until L2 is filled.....default
- 1 Backoff CPU until L2 is filled

4 Fast AHOLD generation always reads 0

- 0 Disabledefault
- 1 Enable

3 SRAM Banks (default set from inverse of MA??)

- 0 1 Bank
- 1 2 Banks

2 Reserved always reads 0

1-0 Cache Size (bit-0 default set from inverse of MA??)

- 00 256K
- 01 512K
- 10 1M
- 11 2M

Device 0 Offset 52 - Non-Cacheable Control.....RW

7 C0000-C7FFF Cacheable & Write-Protect....def=0

6 D0000-DFFFF Cacheable & Write-Protect ...def=0

5 E0000-EFFFF Cacheable & Write-Protect....def=0

4 F0000-FFFFF Cacheable & Write-Protectdef=0

3 2T DRAM Write Request

- 0 Disable default
- 1 Enable (RX53[2] must be enabled if this bit is enabled, If this bit is set, RX53[7] must be disabled)
should be disable with this bit enable)

2 L2 Fill on Single Read

- 0 Normal L2 cache fill default
- 1 Force the requested data to be filled into the L2 cache (provided that L2 cache is enabled), even if the CPU does a read cycle with CACHE# de-asserted. Setting this bit significantly improves performance.

1 AMD K6-3 2T Write Pipe Support

- 0 Disable default
- 1 Enable

0 L2 Write Thru/Write-Back

- 0 Write-Back default
- 1 Write-Thru

Device 0 Offset 53 - System Performance Control.....RW

7 Read Around Write

- 0 Disable default
- 1 Enable

6 Cache Read Pipeline Cycle

- 0 Disable default
- 1 Enable

5 Cache Write Pipeline Cycle

- 0 Disable default
- 1 Enable

4 DRAM Read Pipeline Cycle

- 0 Disable default
- 1 Enable

3 Reduce Cache-to-DRAM Latency while PCI Master Active

- 0 Disable default
- 1 Enable

2 3T DRAM Write Request

- 0 Disable default
- 1 Enable

1 CPU to DRAM Write Combining

- 0 Disable default
- 1 Enable

0 Peer Concurrency

- 0 Disable default
- 1 Enable

Device 0 Offset 55-54 - Non-Cacheable Region #1RW

15-3 Base Address - A<28:16>.....default=0
As noted below, the base address must be a multiple of the region size.

2-0 Range (Region Size)

- | | | |
|-----|--------------------------------------|---------|
| 000 | Disable | default |
| 001 | 64K | |
| 010 | 128K (Base Address A16 must be 0) | |
| 011 | 256K (Base Address A16-17 must be 0) | |
| 100 | 512K (Base Address A16-18 must be 0) | |
| 101 | 1M (Base Address A16-19 must be 0) | |
| 110 | 2M (Base Address A16-20 must be 0) | |
| 111 | 4M (Base Address A16-21 must be 0) | |

Device 0 Offset 57-56 - Non-Cacheable Region #2.....RW

15-3 Base Address MSBs - A<28:16>.....default=0
As noted below, the base address must be a multiple of the region size.

2-0 Range (Region Size)

- | | | |
|-----|--------------------------------------|---------|
| 000 | Disable | default |
| 001 | 64K | |
| 010 | 128K (Base Address A16 must be 0) | |
| 011 | 256K (Base Address A16-17 must be 0) | |
| 100 | 512K (Base Address A16-18 must be 0) | |
| 101 | 1M (Base Address A16-19 must be 0) | |
| 110 | 2M (Base Address A16-20 must be 0) | |
| 111 | 4M (Base Address A16-21 must be 0) | |

DRAM Control

These registers are normally set at system initialization time and not accessed after that during normal system operation. Some of these registers, however, may need to be programmed using specific sequences during power-up initialization to properly detect the type and size of installed memory (refer to the VIA Technologies 82C501 BIOS porting guide for details).

Table 3. System Memory Map

Space	Start	Size	Address Range	Comment
DOS	0	640K	00000000-0009FFFF	Cacheable
VGA	640K	128K	000A0000-000BFFFF	Used for SMM
BIOS	768K	16K	000C0000-000C3FFF	Shadow Ctrl 1
BIOS	784K	16K	000C4000-000C7FFF	Shadow Ctrl 1
BIOS	800K	16K	000C8000-000CBFFF	Shadow Ctrl 1
BIOS	816K	16K	000CC000-000CFFFF	Shadow Ctrl 1
BIOS	832K	16K	000D0000-000D3FFF	Shadow Ctrl 2
BIOS	848K	16K	000D4000-000D7FFF	Shadow Ctrl 2
BIOS	864K	16K	000D8000-000DBFFF	Shadow Ctrl 2
BIOS	880K	16K	000DC000-000DFFFF	Shadow Ctrl 2
BIOS	896K	64K	000E0000-000EFFFF	Shadow Ctrl 3
BIOS	960K	64K	000F0000-000FFFFFF	Shadow Ctrl 3
Sys	1MB	—	00100000-DRAM Top	Can have hole
Bus	D Top		DRAM Top-FFFFEFFFFF	
Init	4G-64K	64K	FFFEFFFF-FFFFFFFFFF	000Fxxxx alias

Device 0 Offset 59-58 - DRAM MA Map Type.....RW
15-13 Bank 5/4 MA Map Type (EDO/FPG)

- 000 8-bit Column Address
- 001 9-bit Column Address
- 010 10-bit Column Addressdefault
- 011 11-bit Column Address
- 100 12-bit Column Address (64Mb)
- 101 Reserved
- 11x Reserved

Bank 5/4 MA Map Type (SDRAM)

- 0xx 16Mb SDRAMdefault
- 100 64/128Mb SDRAM (x4, x8, x16, 4-bank x32)
- 101 64Mb VC SDRAM(x4)
- 110 64/128Mb VC SDRAM (8Mx8 or 8Mx16)
- 111 128Mb VC SDRAM (16Mx8)

12 **Bank 5/4 Virtual Channel Enable** default=0

11-8 **Reserved** always reads 0

7-5 **Bank 1/0 MA Map Type (see above)**
4 **Bank 1/0 Virtual Channel Enable** default=0

3-1 **Bank 3/2 MA Map Type (see above)**
0 **Bank 3/2 Virtual Channel Enable** default=0

Device 0 Offset 5A-5F – DRAM Row Ending Address:

All of the registers in this group default to 01h:

Offset 5A – Bank 0 Ending (HA[30:23])RW
Offset 5B – Bank 1 Ending (HA[30:23]).....RW
Offset 5C – Bank 2 Ending (HA[30:23])RW
Offset 5D – Bank 3 Ending (HA[30:23])RW
Offset 5E – Bank 4 Ending (HA[30:23]).....RW
Offset 5F – Bank 5 Ending (HA[30:23]).....RW

Note :BIOS is required to fill the ending address registers for all banks even if no memory is populated. The endings have to be in incremental order.

Device 0 Offset 60 – DRAM TypeRW

7-6 **Reserved** always reads 0

5-4 **DRAM Type for Bank 5/4**

- 00 Fast Page Mode DRAM (FPG)..... default
- 01 EDO DRAM (EDO)
- 10 Reserved
- 11 SDRAM

3-2 **DRAM Type for Bank 3/2.....default=FPG**
1-0 **DRAM Type for Bank 1/0.....default=FPG**
Table 4. Memory Address Mapping Table
EDO/FP DRAM

MA:	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
8-bit Col (000)		23	22	21	11	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
9-bit Col (001)		24	23	22	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
10-bit Col (010)		25	24	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
11-bit Col (011)		26	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
12-bit Col (100)		27	25	23	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits

SDRAM

MA:	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
16Mb (0xx)			11	22	21	20	19	18	17	16	15	14	13	12	Row Bits Col Bits
64Mb (100) 2/4 bank x4, x8, x16; 4-bank x32	24	13	12	22	21	20	19	18	17	16	15	14	11	23	x4: 10 col x8: 9 col x16: 8 col x32: 8 col

VC SDRAM

Segment address {HA9,HA10,HA25,HA26} depends on VC SDRAM configurations.

MA:	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
64M VC SDRAM (101) 6-bit Cola 2-bank	24	13	12	22	21	20	19	18	17	16	15	14	11	23	64M: 4Mx16 (13x6)
64M/128M VC SDRAM (110) 7-bit Cola 2-bank	24	13	12	PC	26	25	10	9	8	7	6	5	4	3	64M: 8Mx8 (13x7) 128M: 8Mx16 (13x7)
128M VC SDRAM (111) 8-bit Cola 2-bank	24	13	12	22	21	20	19	18	17	16	15	14	11	23	128M: 16Mx8 (13x8)

"PC" = "Precharge Control" (refer to SDRAM specifications)

16Mb 11x10, 11x9, and 11x8 configurations supported

64Mb x4: 12x10 4bank, 13x10 2bank

x8: 12x9 4bank, 13x9 2bank

x16: 12x8 4bank, 13x8 2bank

x32: 11x8 4bank

128Mb same as 64Mb

Device 0 Offset 61 - Shadow RAM Control 1RW

7-6	CC000h-CFFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
5-4	C8000h-CBFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
3-2	C4000h-C7FFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
1-0	C0000h-C3FFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable

Device 0 Offset 62 - Shadow RAM Control 2RW

7-6	DC000h-DFFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
5-4	D8000h-DBFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
3-2	D4000h-D7FFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
1-0	D0000h-D3FFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable

Device 0 Offset 63 - Shadow RAM Control 3RW

7-6	E0000h-EFFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
5-4	F0000h-FFFFFh
00	Read/write disabledefault
01	Write enable
10	Read enable
11	Read/write enable
3-2	Memory Hole
00	Nonedefault
01	512K-640K
10	15M-16M (1M)
11	14M-16M (2M)
1-0	SMI Mapping Control
00	Disable SMI Address Redirectiondefault
01	Allow access to DRAM Axxxx-Bxxxx for both normal and SMI cycles
10	Reserved
11	Allow SMI Axxxx-Bxxxx DRAM access

Note: The A0000-BFFFF address range is reserved for use by VGA controllers for system access to the VGA frame buffer. Since frame buffer accesses are normally directed to the system VGA controller (with its separate memory subsystem), system DRAM locations in the A0000-BFFFF range would normally be unused. Setting the above bits appropriately allows this block of system memory to be used by directing Axxxx-Bxxxx accesses to corresponding memory addresses in system DRAM instead of directing those accesses to the PCI bus for VGA frame buffer access.

Device 0 Offset 64 - DRAM Timing for Banks 0,1RW

Device 0 Offset 65 - DRAM Timing for Banks 2,3RW

Device 0 Offset 66 - DRAM Timing for Banks 4,5RW

FPG / EDO Settings for Registers 64-66

7	RAS Precharge Time	
0	3T	
1	4Tdefault
6	RAS Pulse Width	
0	4T	
1	5Tdefault
5-4	CAS Read Pulse Width	
00	1T	
01	2T	
10	3Tdefault
11	4T	
Note: EDO will not automatically reduce the CAS pulse width. For EDO type DRAMs, use 00 if CAS width = 1 is to be used.		
3	CAS Write Pulse Width	
0	1T	
1	2Tdefault
2	MA-to-CAS Delay	
0	1T	
1	2Tdefault
1	RAS to MA Delay	
0	1Tdefault
1	2T	
0	Reserved always reads 0

SDRAM Settings for Registers 64-66

7	Precharge Command to Active Command Period	
0	TRP = 2T	
1	TRP = 3T default
6	Active Command to Precharge Command Period	
0	TRAS = 5T	
1	TRAS = 6T default
5-4	CAS Latency	
00	1T	
01	2T	
10	3T default
11	Reserved	
3	Reserved (Do Not Program) default = 0
2	ACTIVE Command to CMD Command Period	
0	2T	
1	3T default
1-0	Bank Interleave	
00	No Interleave default
01	2-way	
10	4-way	
11	Reserved	

Device 0 Offset 68 - DRAM Control.....RW

- 7 **SDRAM Open Page Control**
- 0 Always precharge SDRAM banks when accessing EDO/FPG DRAMs.....default
 - 1 SDRAM banks remain active when accessing EDO/FPG banks
- 6 **Bank Page Control**
- 0 Allow only pages of the same bank active... def
 - 1 Allow pages of different banks to be active
- 5 **EDO Pipeline Burst Rate**
- 0 X-2-2-2-2-2-2-2.....default
 - 1 X-2-2-2-3-2-2-2
- 4 **Reserved** (do not program)..... default = 0
- 3 **EDO Test Mode**
- 0 Disabledefault
 - 1 Enable
- Note: MD0 is internally pulled up for EDO detection.
- 2 **Burst Refresh**
- 0 Disabledefault
 - 1 Enable (burst 4 times)
- 1-0 **System Frequency Divider**RO
- 00 Autodetect
 - 01 CPU/PCI Frequency Ratio = 3x (100 MHz)
 - 10 CPU/PCI Frequency Ratio = 2x (66 MHz)
 - 11 Reserved
- These bits are latched from MA[13-12] at the rising edge of RESET#.

Device 0 Offset 69 – DRAM Clock Select.....RW

- 7 **DRAM Operating Frequency**RW
- 0 Same as Host Frequency
 - 1 100Mhz
- 6-0 **Reserved** always reads 0

Device 0 Offset 6A - Refresh Counter.....RW

- 7-0 **Refresh Counter** (in units of 16 CPUCLKs)
- 00 DRAM Refresh Disabled..... default
 - 01 32 CPUCLKs
 - 02 48 CPUCLKs
 - 03 64 CPUCLKs
 - 04 80 CPUCLKs
 - 05 96 CPUCLKs
 -

The programmed value is the desired number of 16-CPUCLK units minus one.

Device 0 Offset 6B - DRAM Arbitration Control.....RW

- 7-6 **Arbitration Parking Policy**
- 00 Park at last bus ownerdefault
 - 01 Park at CPU side
 - 10 Park at AGP side
 - 11 Reserved
- 5-4 **Reserved**always reads 0
- 3-1 **Suspend Refresh Rate**
- 000 Refresh Disabled..... default
 - 001 15.6 usec
 - 010 31.2 usec
 - 011 64.4 usec
 - 100 125 usec
 - 101 256 usec
 - 11x -reserved-
- When Rx78[5]=1, the refresh counter uses SUSCLK
- 0 **Multi-Page Open**
- 0 Disable (page registers marked invalid and no page register update which causes non page-mode operation)
 - 1 Enable default

Device 0 Offset 6C - SDRAM Control.....RW			
7	Disable Fast DRAM Write Pipe..... Debug Only		
0	Normal	default	
1	Disable Fast Write		
6	DRAM Start Cycle		
0	Concurrent with cache hit detection (for 66MHz operation)	default	
1	After cache hit detection (for 100MHz operation)		
5	MD-to-HD Pop		
0	Normal	default	
1	Add 1T latency to improve MD setup time at 100 MHz		
4	Reserved (Do Not Program)..... default = 0		
3	Fast AGP TLB lookup		
0	Disable	default	
1	Reduce the lookup time from 4T to 2T		
2-0	SDRAM Operation Mode Select		
000	Normal SDRAM Mode	default	
001	NOP Command Enable		
010	All-Banks-Precharge Command Enable (CPU-to-DRAM cycles are converted to All-Banks-Precharge commands).		
011	MSR Enable CPU-to-DRAM cycles are converted to commands and the commands are driven on MA[13:0]. The BIOS selects an appropriate host address for each row of memory such that the right commands are generated on MA[13:0].		
100	CBR Cycle Enable (if this code is selected, CAS-before-RAS refresh is used; if it is not selected, RAS-Only refresh is used)		
101	Reserved		
11x	Reserved		

Device 0 Offset 6D - DRAM Drive Strength..... RW			
7	Reserved	always reads 0	
6-5	Delay DRAM Read Latch		
00	Disable	default	
01	0.5 ns		
10	1.0 ns		
11	2.0 ns		
4	MD Drive		
0	6 mA	default	
1	8 mA		
3	SDRAM Command Drive (SRAS#, SCAS#, SWE#)		
0	16mA	default	
1	24mA		
2	MA[2:13] / WE# Drive		
0	16mA	default	
1	24mA		
1	CAS# Drive		
0	8 mA	default	
1	12 mA		
0	RAS# Drive		
0	16mA	default	
1	24mA		

Rx6B[0]	Rx64-66[1-0]	Rx68[7-6]	Remark
0	00	00	Non-page mode, every access starts from precharge-active cmd
1	00	00	Only one page active at a time (recommended setting)
1	01 or 10	00	Only allow sub-bank of a SDRAM bank active at a time, # of subbank depends on Rx64-66<1:0>
1	01 or 10	01	Allow multiple sub-banks across different SDRAM banks active, but if EDO is accessed, all SDRAM pages will be closed
1	01 or 10	11	Allow maximum 8 pages of SDRAM, EDO opened

Device 0 Offset 6E - ECC ControlRW				
7	ECC / ECMode Select			
0	ECC Checking and Reporting	default		
1	ECC Checking, Reporting, <u>and Correcting</u>			
6	Reserved	always reads 0	
5	Enable SERR# on ECC / EC Multi-Bit Error			
0	Don't assert SERR# for multi-bit errors.....	def		
1	Assert SERR# for multi-bit errors			
4	Enable SERR# on ECC / EC Single-Bit Error			
0	Don't assert SERR# for single-bit errors.....	def		
1	Assert SERR# for single-bit errors			
3	Reserved	always reads 0	
2	ECC / EC Enable - Bank 5/4 (DIMM 2)			
0	Disable (no ECC or EC for banks 5/4)....	default		
1	Enable (ECC or EC per bit-7)			
1	ECC / EC Enable - Bank 3/2 (DIMM 1)			
0	Disable (no ECC or EC for banks 3/2)....	default		
1	Enable (ECC or EC per bit-7)			
0	ECC / EC Enable - Bank 1/0 (DIMM 0)			
0	Disable (no ECC or EC for banks 1/0)....	default		
1	Enable (ECC or EC per bit-7)			

Error checking / correction may be enabled bank-pair by bank-pair (DIMM by DIMM) by using bits 0-2 above. Bank pairs must be populated with 72-bit memory to enable for EC or ECC since the additional data bits must be present in either case. For this reason, if 64-bit memory is populated in a particular bank pair, the corresponding bit 0-2 should be set to 0 to disable both EC and ECC for that bank pair. For those bank pairs that have 72-bit memory available (and have the corresponding bit 0-2 set), either EC or ECC may be selected via bit-7 above (i.e., all enabled bank pairs will use EC or all will use ECC).

If error checking / reporting only (EC) is selected, all read and write cycles will use normal timing. Partial writes (with EC or ECC enabled) will use read-modify-write cycles to maintain correct error correction codes in the additional 8 data bits. If EC and ECC are disabled for a particular bank pair, partial writes to that bank pair will use the byte enables to write only the selected bytes (using normal write cycles and cycle timing). If error correction (ECC) is selected, the first read of a transaction will always have one additional cycle of latency.

Bit-7	Bits 2-0	RMW	Error Checking	Error Correction
0/1	0	No	No	No
0	1	Yes	Yes	No
1	1	Yes	Yes	Yes

Device 0 Offset 6F - ECC Status.....RWC				
7	Multi-bit Error Detected	write of '1' resets	
6-4	Multi-bit Error DRAM Bank	default=0	Encoded value of the bank with the multi-bit error.
3	Single-bit Error Detected	write of '1' resets	
2-0	Single-bit Error DRAM Bank	default=0	Encoded value of the bank with the single-bit error.

PCI Bus #1 Control

These registers are normally programmed once at system initialization time.

Device 0 Offset 70 - PCI Buffer ControlRW

- 7 CPU to PCI Post-Write**
 - 0 Disabledefault
 - 1 Enable
- 6 PCI Master to DRAM Post-Write**
 - 0 Disabledefault
 - 1 Enable
- 5 Reserved**
- 4 PCI Master to DRAM Prefetch Disable**
 - 0 Enabledefault
 - 1 Disable
- 3 Reserved (do not program)..... default = 0**
- 2 PCI Master Read Caching**
 - 0 Disabledefault
 - 1 Enable
- 1 Delay Transaction**
 - 0 Disabledefault
 - 1 Enable
- 0 Reduce One PCI Idle Cycle when Cycle is Retried by Slave**
 - 0 Disabledefault
 - 1 Enable

Device 0 Offset 71 - CPU to PCI Flow Control 1 RW

- 7 Dynamic Burst**
 - 0 Disabledefault
 - 1 Enable (see note under bit-3 below)
- 6 Byte Merge**
 - 0 Disabledefault
 - 1 Enable
- 5 Reserved (do not program)..... default = 0**
- 4 PCI I/O Cycle Post Write**
 - 0 Disabledefault
 - 1 Enable
- 3 PCI Burst**
 - 0 Disabledefault
 - 1 Enable (bit7=1 will override this option)
- bit-7 bit-3 Operation**
 - 0 0** Every write goes into the write buffer and no PCI burst operations occur.
 - 0 1** If the write transaction is a burst transaction, the information goes into the write buffer and burst transfers are later performed on the PCI bus. If the transaction is not a burst, PCI write occurs immediately (after a write buffer flush).
 - 1 x** Every write transaction goes to the write buffer; burstable transactions will then burst on the PCI bus and non-burstable won't. This is the normal setting.
- 2 PCI Fast Back-to-Back Write**
 - 0 Disabledefault
 - 1 Enable
- 1 Quick Frame Generation**
 - 0 Disabledefault
 - 1 Enable
- 0 1 Wait State PCI Cycles**
 - 0 Disabledefault
 - 1 Enable

Device 0 Offset 72 - CPU to PCI Flow Control 2.....RW

7	Retry Status	
0	Retry occurred less than retry limit	default
1	Retry occurred more than x times (where x is defined by bits 5-4)	write 1 to clear
6	Retry Timeout Action	
0	Retry Forever (record status only).....	default
1	Flush buffer for write or return all 1s for read	
5-4	Retry Limit	
00	Retry 2 times	default
01	Retry 16 times	
10	Retry 4 times	
11	Retry 64 times	
3	Clear Failed Data and Continue Retry	
0	Flush the entire post-write buffer	default
1	When data is posting and master (or target) abort fails, pop the failed data if any, and keep posting	
2	CPU Backoff on PCI Read Retry Failure	
0	Disable	default
1	Backoff CPU when reading data from PCI and retry fails	
1	Reduce 1T for FRAME# Generation	
0	Disable	default
1	Enable	
0	Reserved (do not program).....	default = 0

Device 0 Offset 73 - PCI Master Control 1.....RW

7	Reservedalways reads 0
6	PCI Master 1-Wait-State Write	
0	Zero wait state TRDY# response	default
1	One wait state TRDY# response	
5	PCI Master 1-Wait-State Read	
0	Zero wait state TRDY# response	default
1	One wait state TRDY# response	
4	Disable Prefetch when Doing Delay Transaction	
0	Enable	default
1	Disable	
3	Assert STOP# after PCI Master Write Timeout	
0	Disable	default
1	Enable	
2	Assert STOP# after PCI Master Read Timeout	
0	Disable	default
1	Enable	
1	LOCK# Function	
0	Disable	default
1	Enable	
0	PCI Master Broken Timer Enable	
0	Disable	default
1	Enable. Force into arbitration when there is no FRAME# 16 PCICLK's after the grant. Does not apply to south bridge PREQ# input	

Device 0 Offset 74 - PCI Master Control 2.....RW

7	PCI Master Read Prefetch by Enhance Command	
0	Always Prefetch.....	default
1	Prefetch only if Enhance command	
6	PCI Master Write Merge	
0	Disable	default
1	Enable	
5	Reservedalways reads 0
4	Dummy Request HandlingShould be set to 1
0	As VP3.....	default
1	Complete Fix	
3	PCI#1 Delay Transaction Time-Out	
0	Disable	default
1	Enable	
2	Backoff CPU Immediately on CPU to PCI#2 Retry	
0	Disable	default
1	Enable	
1-0	CPU/PCI Master Latency Timer Control	
00	PCI#2 Master Reloads MLT timer	default
01	Falling edge of PCI#2 Master Request reloads MLT timer	
10	Rising Edge of PCI#2 Master Request clears MLT timer and falling edge reloads the timer	
11	Reserved (illegal setting)	

Device 0 Offset 75 - PCI Arbitration 1.....RW

- 7 Arbitration Mechanism**
 - 0 PCI has prioritydefault
 - 1 Fair arbitration between PCI and CPU
- 6 Arbitration Mode**
 - 0 REQ-based (arbitrate at end of REQ#)...default
 - 1 Frame-based (arbitrate at FRAME# assertion)
- 5-4 Latency Timer**read only, reads Rx0D bits 2:1
- 3-0 PCI Master Bus Time-Out**
(force into arbitration after a period of time)
 - 0000 Disabledefault
 - 0001 1x32 PCLKs
 - 0010 2x32 PCLKs
 - 0011 3x32 PCLKs
 - 0100 4x32 PCLKs
 -
 - 1111 15x32 PCLKs

Device 0 Offset 76 - PCI Arbitration 2.....RW

- 7 PCI #2 Master Access PCI #1 Retry Disconnect**
 - 0 Disable (PCI #2 will not be disconnected until access finishes)default
 - 1 Enable (PCI #2 will be disconnected if max retries are attempted without success)
- 6 CPU Latency Timer Bit-0**RO
 - 0 CPU has at least 1 PCLK time slot when CPU has PCI bus
 - 1 CPU has no time slot
- 5-4 Master Priority Rotation Control**
 - 00 Disabled (arbitration per Rx75 bit-7).... default
 - 01 Grant to CPU after every PCI master grant
 - 10 Grant to CPU after every 2 PCI master grants
 - 11 Grant to CPU after every 3 PCI master grants

With setting 01, the CPU will always be granted access after the current bus master completes, no matter how many PCI masters are requesting. With setting 10, if other PCI masters are requesting during the current PCI master grant, the highest priority master will get the bus after the current master completes, but the CPU will be guaranteed to get the bus after that master completes. With setting 11, if other PCI masters are requesting, the highest priority will get the bus next, then the next highest priority will get the bus, then the CPU will get the bus. In other words, with the above settings, even if multiple PCI masters are continuously requesting the bus, the CPU is guaranteed to get access after every master grant (01), after every other master grant (10) or after every third master grant (11).
- 3-2 High Priority REQ Select**
 - 00 REQ4default
 - 01 REQ0
 - 10 REQ1
 - 11 REQ2
- 1 C2P QW High DW Read Access to PCI Slave Allow Backoff**
 - 0 Disabledefault
 - 1 Enable
- 0 High Priority Request Support**
 - 0 Disabledefault
 - 1 Enable

Device 0 Offset 77 - Chip Test Mode.....RW

- 7-6 Reserved (no function)**always reads 0
- 5-0 Reserved (do not use)**default=0

Device 0 Offset 78 - PMU Control 1RW

- 7 I/O Port 22 Access**
 - 0 CPU access to I/O address 22h is passed on to the PCI busdefault
 - 1 CPU access to I/O address 22h is processed internally
- 6 Suspend Refresh Type**
 - 0 CBR Refreshdefault
 - 1 Self Refresh
- 5 Reserved** always reads 0
- 4 Dynamic Clock Control**
 - 0 Normal (clock is always running).....default
 - 1 Clock to various internal functional blocks is disabled when those blocks are not being used
- 3 Reserved** always reads 0
- 2 AGPSTP# control**
 - 0 Disabledefault
 - 1 Enable
- 1 Reserved** always reads 0
- 0 Memory Clock Enable (CKE) Function**
 - 0 CKE Disable (pins used as MECC[2-0]).... def
 - 1 CKE Enable (pins used for CKE[2-0]#)

Device 0 Offset 7E – DLL Test ModeRW

- 7-6 Reserved (status)**RO
- 5-0 Reserved (do not use)**default=0

Device 0 Offset 7F – DLL Test ModeRW

- 7-0 Reserved (do not use)**default=0

Device 0 Offset 79 – PMU Control 2RW


- 7 CPU Interface Controller Dynamic Clock Stopping**
 - 0 Disabledefault
 - 1 Enable
- 6 DRAM Controller Dynamic Clock Stopping**
 - 0 Disabledefault
 - 1 Enable
- 5 AGP Controller Dynamic Clock Stopping**
 - 0 Disabledefault
 - 1 Enable
- 4 PCI Interface Controller Dynamic Clock Stopping**
 - 0 Disabledefault
 - 1 Enable
- 3 Pseudo Power Good**
 - 0 Disabledefault
 - 1 Enable
- 2 South Bridge has High Priority**
 - 0 Disabledefault
 - 1 Enable
- 1-0 GCLKRUN# Timer**
 - 00 10 usec.....default
 - 01 100 usec
 - 10 1 msec
 - 11 1 sec

GART / Graphics Aperture Control

The function of the Graphics Address Relocation Table (GART) is to translate virtual 32-bit addresses issued by an AGP device into 4K-page based physical addresses for system memory access. In this translation, the upper 20 bits (A31-A12) are remapped, while the lower 12 address bits (A11-A0) are used unchanged.

A one-level fully associative lookup scheme is used to implement the address translation. In this scheme, the upper 20 bits of the virtual address are used to point to an entry in a page table located in system memory. Each page table entry contains the upper 20 bits of a physical address (a "physical page" address). For simplicity, each page table entry is 4 bytes. The total size of the page table depends on the GART range (called the "aperture size") which is programmable in the VT8501.

This scheme is shown in the figure below.



Since address translation using the above scheme requires an access to system memory, an on-chip cache (called a "Translation Lookaside Buffer" or TLB) is utilized to enhance performance. The TLB in the 82C501 contains 16 entries. Address "misses" in the TLB require an access of system memory to retrieve translation data. Entries in the TLB are replaced using an LRU (Least Recently Used) algorithm.

Addresses are translated only for accesses within the "Graphics Aperture" (GA). The Graphics Aperture can be any power of two in size from 1MB to 256MB (i.e., 1MB, 2MB, 4MB, 8MB, etc). The base of the Graphics Aperture can be anywhere in the system virtual address space on an address boundary determined by the aperture size (e.g., if the aperture size is 4MB, the base must be on a 4MB address boundary). The Graphics Aperture Base is defined in register offset 10 of device 0. The Graphics Aperture Size and TLB Table Base are defined in the following register group (offsets 84 and 88 respectively) along with various control bits.

Figure 4. Graphics Aperture Address Translation

Device 0 Offset 83-80 - GART/TLB Control.....RW

31-16 Reserved always reads 0
15-8 Reserved (test mode status) RO
7 Flush Page TLB	
0 Disable default
1 Enable	
6-4 Reserved (always program to 0) RW
3 PCI#1 Master Address Translation for GA Access	
0 Addresses generated by PCI #1 Master accesses of the Graphics Aperture <u>will not</u> be translated default
1 PCI #1 Master GA addresses <u>will</u> be translated	
2 PCI#2 Master Address Translation for GA Access	
0 Addresses generated by PCI #2 Master accesses of the Graphics Aperture <u>will not</u> be translated default
1 PCI #2 Master GA addresses <u>will</u> be translated	
1 CPU Address Translation for GA Access	
0 Addresses generated by CPU accesses of the Graphics Aperture <u>will not</u> be translated..... def	
1 CPU GA addresses <u>will</u> be translated	
0 AGP Address Translation for GA Access	
0 Addresses generated by AGP accesses of the Graphics Aperture <u>will not</u> be translated..... def	
1 AGP GA addresses <u>will</u> be translated	

Note: For any master access to the Graphics Aperture range, snoop will not be performed.

Device 0 Offset 84 - Graphics Aperture Size.....RW

7-0 Graphics Aperture Size	
11111111	1M
11111110	2M
11111100	4M
11111000	8M
11110000	16M
11100000	32M
11000000	64M
10000000	128M
00000000	256M

3-0 Reserved always reads 0
---------------------	----------------------

Offset 8B-88 - GA Translation Table Base.....RW

31-12 Graphics Aperture Translation Table Base	
Pointer to the base of the translation table in system memory used to map addresses in the aperture range (the pointer to the base of the "Directory" table).	
11-3 Reserved always reads 0
2 One Cycle TLB Flush Command	
0 Disable..... default
1 Enable..... should be set to 1
1 Graphics Aperture Enable	
0 Disable..... default
1 Enable	Graphics Aperture Address [31:28]
Note: To disable the Graphics Aperture, set this bit to 0 and set all bits of the Graphics Aperture Size to 0. To enable the Graphics Aperture, set this bit to 1 and program the Graphics Aperture Size to the desired aperture size.	
0 Reserved always reads 0

Note: If TLB miss, the TLB table is fetched by the address:

Gr Ap Trans Table Base [31:12] + A[27:22], A[21:12], 2'b00

AGP Control

Device 0 Offset A3-A0 - AGP Capability IdentifierRO

- 31-24 Reserved** always reads 00
23-20 Major Specification Revision always reads 0001
 Major revision # of AGP spec device conforms to
19-16 Minor Specification Revision always reads 0000
 Minor revision # of AGP spec device conforms to
15-8 Pointer to Next Item always reads 00 (last item)
7-0 AGP ID .. (always reads 02 to indicate it is AGP)

Device 0 Offset A7-A4 - AGP Status.....RO

- 31-24 Maximum AGP Requests** always reads 07
 Max # of AGP requests the device can manage (8)
23-10 Reserved always reads 0s
9 Supports SideBand Addressing always reads 1
8-2 Reserved always reads 0s
1 2X Rate Supported
 Value returned can be programmed by writing to RxAC[3]
0 1X Rate Supported always reads 1

Device 0 Offset AB-A8 - AGP CommandRW

- 31-24 Request Depth** (reserved for target) .. always reads 0s
23-10 Reserved always reads 0s
9 SideBand Addressing Enable
 0 Disable default
 1 Enable
8 AGP Enable
 0 Disable default
 1 Enable
7-2 Reserved always reads 0s
1 2X Mode Enable
 0 Disable default
 1 Enable
0 1X Mode Enable
 0 Disable default
 1 Enable

Device 0 Offset AC - AGP ControlRW	
7	Reservedalways reads 0s
6	AGP Read Synchronization <ul style="list-style-type: none"> 0 Disabledefault 1 Enable (the CPU to PCI#2 cycle will be delayed if the CMFIFO contains a GART access)
5	AGP Read Snoop CMFIFO <ul style="list-style-type: none"> 0 Disabledefault 1 Enable (AGP read address will snoop the CMFIFO; if hit, AGP read will be started after the write is retired)
4	PCI#2 Master Request has Higher Priority if AGPC is parking at AGP Master <ul style="list-style-type: none"> 0 Disabledefault 1 Enable
3	2X Rate Supported (read also at RxA4[1]) <ul style="list-style-type: none"> 0 Not supporteddefault 1 Supported
2	LPR In-Order Access (Force Fence) <ul style="list-style-type: none"> 0 Fence/Flush functions not guaranteed. AGP read requests (low/normal priority and high priority) may be executed before previously issued write requestsdefault 1 Force all requests to be executed in order (automatically enables Fence/Flush functions). Low (i.e., normal) priority AGP read requests will never be executed before previously issued writes. High priority AGP read requests may still be executed prior to previously issued write requests as required.
1	AGP Arbitration Parking <ul style="list-style-type: none"> 0 Disabledefault 1 Enable (GGNT# remains asserted until either GREQ# de-asserts or data phase ready)
0	2T AGP to DRAM Request Generation <ul style="list-style-type: none"> 0 Disabledefault 1 Enable

Device 0 Offset AD - AGP Latency RegisterRW	
7-4	Reservedalways reads 0s
3-0	AGP Latency Timer(units of 16 GCLKs) <ul style="list-style-type: none"> 0000 Free Rundefault

Device 0 Offset F7-F0 – BIOS Scratch Register.....RW	
7-0	No Hardware Function
Device 0 Offset F8 – DRAM Arbitration Timer 1RW	
7-4	AGP Timer (units of 4 DRAM Clocks)
3-0	Host Timer (units of 4 DRAM Clocks)
Device 0 Offset F9 – DRAM Arbitration Timer 2RW	
7-4	VGA High Priority Timer (units of 16 DRAM Clocks)
3-0	VGA Timer (units of 16 DRAM Clocks)
Device 0 Offset FA – CPU Direct Access Frame Buffer Base Address A[28:21]RW	
7-0	A[28:21]
Device 0 Offset FB – Frame Buffer Control.....RW	
7	VGA Enable <ul style="list-style-type: none"> 0 Disabledefault 1 Enable
6	VGA Reset(Write 1 to Reset)
5-4	Frame Buffer Size <ul style="list-style-type: none"> 00 Nonedefault 01 2M 10 4M 11 8M
3	CPU Direct Access Frame Buffer <ul style="list-style-type: none"> 0 Disabledefault 1 Enable
2-0	CPU Direct Access Frame Buffer Base Address <31:29>
Device 0 Offset FC – Back Door Control 1.....RW	
7-2	Reservedalways reads 0
1	Back-door MAX # of AGP Request Allowed <ul style="list-style-type: none"> 0 Read RXA7 will return 7default 1 Read RxXA7 will have number programmed at RxFD
0	Back-Door Device ID Enable <ul style="list-style-type: none"> 0 Use Rx3-2's value for Rx3-2 readdefault 1 Use the value in RFFE-FF
Device 0 Offset FD – Back Door Control 2.....RW	
7-3	Reserved
2-0	Back-Door Max # of AGP Requests the Device can Handle <ul style="list-style-type: none"> 000 1-Requestdefault 001 2-Requests 111 8-Requests
Device 0 Offset FF-FE – Back Door Device IDRW	
15-0	Back-Door Device IDdefault = 0

Device 1 Header Registers - PCI-to-PCI Bridge

All registers are located in PCI configuration space. They should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number of 0 and function number equal to 0 and device number equal to one.

Device 1 Offset 1-0 - Vendor ID**RO**

- 15-0 **ID Code** (reads 1106h to identify VIA Technologies)

Device 1 Offset 3-2 - Device ID.....**RO**

- 15-0 **ID Code** (reads 8501h to identify the VT8501 PCI-to-PCI Bridge device)

Device 1 Offset 5-4 - Command.....**RW**

- 15-10 **Reserved** always reads 0
- 9 **Fast Back-to-Back Cycle Enable** RO
- 0 Fast back-to-back transactions only allowed to the same agent default
 - 1 Fast back-to-back transactions allowed to different agents
- 8 **SERR# Enable** RO
- 0 SERR# driver disabled default
 - 1 SERR# driver enabled
- (SERR# is used to report parity errors if bit-6 is set).
- 7 **Address / Data Stepping** RO
- 0 Device never does stepping default
 - 1 Device always does stepping
- 6 **Parity Error Response** RW
- 0 Ignore parity errors & continue default
 - 1 Take normal action on detected parity errors
- 5 **VGA Palette Snoop** RO
- 0 Treat palette accesses normally default
 - 1 Don't respond to palette writes on PCI bus (10-bit decode of I/O addresses 3C6-3C9 hex)
- 4 **Memory Write and Invalidate Command**..... RO
- 0 Bus masters must use Mem Write default
 - 1 Bus masters may generate Mem Write & Inval
- 3 **Special Cycle Monitoring** RO
- 0 Does not monitor special cycles default
 - 1 Monitors special cycles
- 2 **Bus Master** RW
- 0 Never behaves as a bus master
 - 1 Enable to operate as a bus master on the primary interface on behalf of a master on the secondary interface default
- 1 **Memory Space** RW
- 0 Does not respond to memory space
 - 1 Enable memory space access default
- 0 **I/O Space** RW
- 0 Does not respond to I/O space
 - 1 Enable I/O space access default

Device 1 Offset 7-6 - Status (Primary Bus).....**RWC**

- 15 **Detected Parity Error** always reads 0
- 14 **Signaled System Error (SERR#)** always reads 0
- 13 **Signaled Master Abort**
- 0 No abort received default
 - 1 Transaction aborted by the master with Master-Abort (except Special Cycles) write 1 to clear
- 12 **Received Target Abort**
- 0 No abort received default
 - 1 Transaction aborted by the target with Target-Abort write 1 to clear
- 11 **Signaled Target Abort** always reads 0
- 10-9 **DEVSEL# Timing**
- 00 Fast
 - 01 Medium always reads 01
 - 10 Slow
 - 11 Reserved
- 8 **Data Parity Error Detected** always reads 0
- 7 **Fast Back-to-Back Capable** always reads 0
- 6 **User Definable Features** always reads 0
- 5 **66MHz Capable** always reads 1
- 4 **Supports New Capability list** always reads 0
- 3-0 **Reserved** always reads 0

Device 1 Offset 8 - Revision ID**RO**

- 7-0 **VT8501 Chip Revision Code** (00=First Silicon)

Device 1 Offset 9 - Programming Interface.....**RO**

This register is defined in different ways for each Base/Sub-Class Code value and is undefined for this type of device.

- 7-0 **Interface Identifier** always reads 00

Device 1 Offset A - Sub Class Code.....**RO**

- 7-0 **Sub Class Code** .reads 04 to indicate PCI-PCI Bridge

Device 1 Offset B - Base Class Code.....**RO**

- 7-0 **Base Class Code**.. reads 06 to indicate Bridge Device

Device 1 Offset D - Latency Timer**RO**

- 7-0 **Reserved** always reads 0

Device 1 Offset E - Header Type**RO**

- 7-0 **Header Type Code**..... reads 01: PCI-PCI Bridge

Device 1 Offset F - Built In Self Test (BIST)**RO**

- 7 **BIST Supported**..... reads 0: no supported functions
- 6 **Start Test** write 1 to start but writes ignored
- 5-4 **Reserved** always reads 0
- 3-0 **Response Code** 0 = test completed successfully

Device 1 Offset 18 - Primary Bus NumberRW

7-0 Primary Bus Number default = 0
 This register is read write, but internally the chip always uses bus 0 as the primary.

Device 1 Offset 19 - Secondary Bus NumberRW

7-0 Secondary Bus Number default = 0
 Note: PCI#2 must use these bits to convert Type 1 to Type 0.

Device 1 Offset 1A - Subordinate Bus NumberRW

7-0 Primary Bus Number default = 0
 Note: PCI#2 must use these bits to decide if Type 1 to Type 1 command passing is allowed.

Device 1 Offset 1C - I/O BaseRW

7-4 I/O Base AD[15:12] default = 1111b
3-0 I/O Addressing Capability default = 0

Device 1 Offset 1D - I/O Limit.....RW

7-4 I/O Limit AD[15:12] default = 0
3-0 I/O Addressing Capability default = 0

Device 1 Offset 1F-1E - Secondary StatusRO

15-0 Reserved always reads 0000

Device 1 Offset 21-20 - Memory BaseRW

15-4 Memory Base AD[31:20] default = 0FFFh
3-0 Reserved always reads 0

Device 1 Offset 23-22 - Memory Limit (Inclusive) RW

15-4 Memory Limit AD[31:20] default = 0
3-0 Reserved always reads 0

Device 1 Offset 25-24 - Prefetchable Memory Base.....RW

15-4 Prefetchable Memory Base AD[31:20] def = 0FFFh
3-0 Reserved always reads 0

Device 1 Offset 27-26 - Prefetchable Memory Limit RW

15-4 Prefetchable Memory Limit AD[31:20] default = 0
3-0 Reserved always reads 0

Device 1 Offset 3F-3E – PCI-to-PCI Bridge Control.....RW**15-4 Reserved** always reads 0**3 VGA-Present on AGP**

- 0 Forward VGA accesses to PCI Bus #1 ...default
- 1 Forward VGA accesses to PCI Bus #2 / AGP

Note: VGA addresses are memory A0000-BFFFFh and I/O addresses 3B0-3BBh, 3C0-3CFh and 3D0-3DFh (10-bit decode). "Mono" text mode uses B0000-B7FFFh and "Color" Text Mode uses B8000-BFFFFh. Graphics modes use AxXXxh. Mono VGA uses I/O addresses 3Bx-3Cxh and Color VGA uses 3Cx-3Dxh. If an MDA is present, a VGA will not use the 3Bxh I/O addresses and B0000-B7FFFh memory space; if not, the VGA will use those addresses to emulate MDA modes.

2 Block / Forward ISA I/O Addresses

- 0 Forward all I/O accesses to the AGP bus if they are in the range defined by the I/O Base and I/O Limit registers (device 1 offset 1C-1D)
..... default
- 1 Do not forward I/O accesses to the AGP bus that are in the 100-3FFh address range even if they are in the range defined by the I/O Base and I/O Limit registers.

1-0 Reserved always reads 0

Device 1 Configuration Registers - PCI-to-PCI Bridge
PCI Bus #2 Control
Device 1 Offset 40 - CPU-to-PCI #2 Flow Control 1.....RW

- 7 CPU-PCI #2 Post Write**
- 0 Disable default
 - 1 Enable
- 6 CPU-PCI #2 Dynamic Burst**
- 0 Disable default
 - 1 Enable
- 5 CPU-PCI #2 One Wait State Burst Write**
- 0 Disable default
 - 1 Enable
- 4 PCI #2 to DRAM Prefetch**
- 0 Disable default
 - 1 Enable
- 3 PCI Master Allowed Before CPU-to-PCI Post Write Buffer is not Flushed**
- 0 Disable default
 - 1 Enable

This option is always enabled for PCI #1

- 2 MDA Present on PCI #2**
- 0 Forward MDA accesses to AGP default
 - 1 Forward MDA accesses to PCI #1

Note: Forward despite IO / Memory Base / Limit

Note: MDA (Monochrome Display Adapter) addresses are memory addresses B0000h-B7FFFh and I/O addresses 3B4-3B5h, 3B8-3BAh, and 3BFh (10-bit decode). 3BC-3BE are reserved for printers.

Note: If Rx3E bit-3 is 0, this bit is a don't care (MDA accesses are forwarded to the PCI bus).

- 1 PCI #2 Master Read Caching**
- 0 Disable default
 - 1 Enable
- 0 PCI #2 Delay Transaction**
- 0 Disable default
 - 1 Enable

Table 5. VGA/MDA Memory/IO Redirection

3E[3]	40[2]	VGA	MDA	Axxxx,	B0000	3Cx,	
VGA Pres.	MDA Pres.	is on	is on	B8xxx Access	-B7FFF Access	3Dx I/O	3Bx I/O
0	-	PCI	PCI	PCI	PCI	PCI	PCI
1	0	AGP	AGP	AGP	AGP	AGP	AGP
1	1	AGP	PCI	AGP	PCI	AGP	PCI

Device 1 Offset 41 - CPU-to-PCI #2 Flow Control 2 .. RWC

- 7 Retry Status**
- 0 No retry occurred..... default
 - 1 Retry Occurred write 1 to clear
- 6 Retry Timeout Action**
- 0 No action taken except to record status def
 - 1 Flush buffer for write or return all 1s for read
- 5-4 Retry Count**
- 00 Retry 2, backoff CPU default
 - 01 Retry 4, backoff CPU
 - 10 Retry 16, backoff CPU
 - 11 Retry 64, backoff CPU
- 3 Post Write Data on Abort**
- 0 Flush entire post-write buffer on target-abort or master abort default
 - 1 Pop one data output on target-abort or master-abort
- 2 CPU Backoff on PCI #2 Read Retry Timeout**
- 0 Disable default
 - 1 Enable
- 1 Reserved** always reads 0
- 0 Read Bursting on PCI# 2** always reads 0
- 0 Disable default
 - 1 Enable

Device 1 Offset 42 - PCI #2 Master Control.....RW

- 7 Read Prefetch for Enhance Command**
- 0 Always Perform Prefetch default
 - 1 Prefetch only if Enhance Command
- 6 PCI #2 Master One Wait State Write**
- 0 Disable default
 - 1 Enable
- 5 PCI #2 Master One Wait State Read**
- 0 Disable default
 - 1 Enable
- 4 Extend PCI #2 Internal Master for Efficient Handling of Dummy Request Cycles**
- 0 Disable default
 - 1 Enable
- This bit is normally set to 1.
- 3 PCI #2 Delay Transaction Timeout**
- 0 Disable default
 - 1 Enable
- 2 Prefetch During Delay Transaction**
- 0 Enable default
 - 1 Disable
- 1-0 Reserved** always reads 0

2D / 3D Graphics Accelerator Registers

PCI Configuration Registers – Graphics Accelerator

The Apollo MVP4 Graphics Accelerator is fully compliant with PCI bus interface protocol revision 2.1. The controller implements slave functions of PCI to accept cycles initiated by PCI masters targeted for its internal registers, RAMDAC™, frame buffer, and/or BIOS. It will accept only one data transaction for non-memory type transfers; however burst read/write transfers for frame buffer accesses are also implemented for performance enhancement. Bursting is disabled when accessing memory mapped I/O. Data parity will be generated for read cycles.

To support the PC AT architecture, palette snooping is supported. There are two different palette snooping modes: (1) snooping due to PCI retry, and (2) snooping due to master abort. Both modes are supported. The video BIOS will automatically determine the correct snooping mode in a PCI based system during power up. The MVP4 follows the PCI 2.1 specification running at 33 MHz or lower system clock frequencies. For packed pixel modes, if the first data TRDY is not generated within 16 clocks, a retry will be issued. During bursting, if successful data is not generated within 8 clocks, a retry will also be issued.

The table below lists the commands implemented by the MVP4 graphics controller PCI interface. Note that codes not listed (0000 interrupt acknowledge, 0001 special cycle, 0100, 0101, 1000, 1001 reserved, and 1101 dual address cycle) are not decoded and DEVSEL# is not generated. No action takes place inside the chip for these codes.

Table 6. Supported PCI Command Codes

Command Code	Command
0010	I/O Read
0011	I/O Write
0110	Memory Read
0111	Memory Write
1010	Configuration Read
1011	Configuration Write
1100	Memory Read Multiple (treated as simple memory read)
1110	Memory Read Line (treated as simple memory read)
1111	Memory Write and Invalid (treated as simple memory write)

The PCI configuration space is fully implemented. Due to the second memory base register, all I/O registers can be memory mapped; which allows more than one graphics controller to be installed within a system by mapping memory and I/O to different locations.

All configuration registers are located in PCI configuration space and should be programmed using PCI configuration mechanism 1 through CF8 / CFC with bus number equal to one and function number and device number equal to zero.

There are three memory base registers. The first defines the memory base location for the graphics frame buffer. The second defines the memory base for the memory mapped I/O locations. The third defines the memory base for the second video aperture. With this second aperture, graphics data and video data can be sent to the MVP4 simultaneously.

The MVP4 supports the PCI Bus Master mode which can send captured video data directly to system memory for processing. The registers to control the PCI Bus Master are defined in following sections (they are all in PCI configuration space).

Device 0 Offset 1-0 - Vendor ID..... RO

15-0 ID Code (reads 1106h to identify VIA Technologies)

Device 0 Offset 3-2 - Device ID RO

15-0 ID Code (reads 9398h to identify the VT8501 graphics controller)

Device 0 Offset 5-4 - Command.....RW
15-10 Reserved always reads 0
9 Fast Back-to-Back Cycle Enable RO default set from inverse of MA??
0 Fast back-to-back transactions only allowed to the same agent
1 Fast back-to-back transactions allowed to different agents
8 SERR# Enable.....RO 0 SERR# driver disableddefault 1 SERR# driver enabled (SERR# is used to report parity errors if bit-6 is set).
7 Address / Data Stepping RO 0 Device never does steppingdefault 1 Device always does stepping
6 Parity Error Response.....RO 0 Ignore parity errors & continuedefault 1 Take normal action on detected parity errors
5 VGA Palette Snoop RW 0 Treat palette accesses normallydefault 1 Don't respond to palette accesses on PCI bus
4 Memory Write and Invalidate Command.....RO 0 Bus masters must use Mem Writedefault 1 Bus masters may generate Mem Write & Inval
3 Special Cycle Monitoring RO 0 Does not monitor special cyclesdefault 1 Monitors special cycles
2 Bus Master RW 0 Never behaves as a bus masterdefault 1 Can behave as a bus master
1 Memory Space.....RW 0 Does not respond to memory space 1 Responds to memory spacedefault
0 I/O Space RW 0 Does not respond to I/O space 1 Responds to I/O spacedefault

Device 0 Offset 7-6 - Status RWC
15 Detected Parity Error 0 No parity error detecteddefault 1 Error detected in either address or data phase. This bit is set even if error response is disabled (command register bit-6).write one to clear
14 Signaled System Error (SERR# Asserted) always reads 0
13 Signaled Master Abort (Bus Master Only) 0 No abort receiveddefault 1 Transaction aborted by the master write one to clear
12 Received Target Abort (Bus Master Only) 0 No abort receiveddefault 1 Transaction aborted by the target write 1 to clear
11 Signaled Target Abort..... always reads 0 0 Target Abort never signaled
10-9 DEVSEL# Timing 00 Fast 01 Mediumalways reads 01 10 Slow 11 Reserved
8 Data Parity Error Detected (Bus Master Only) 0 No data parity error detectedalways reads 0 1 Error detected in data phase
7 Fast Back-to-Back Capable default set from inverse of MA?? 0 Not capable 1 Capable
6 Reserved always reads 0
5 66MHz Capable always reads 1
4 Supports New Capability list always reads 0
3-0 Reserved always reads 0

Device 0 Offset 8 - Revision ID.....RO

8-0 VT8501 Graphics Controller Revision Code

Device 0 Offset 9 - Programming Interface.....RO

7-0 Interface Identifier..... always reads 00

Device 0 Offset A - Sub Class CodeRO

7-0 Sub Class Code always reads 00

Device 0 Offset B - Base Class CodeRO

7-0 Base Class Code

Reads 03 to indicate Graphics Controller

Device 0 Offset 13-10 - Graphics Memory Base 0RW

31-0 Graphics Memory Base 0default = E000 0000
Defines an 8MB space for display memory

Device 0 Offset 17-14 - Graphics Memory Base 1RW

31-0 Graphics Memory Base 0default = E080 0000
Defines a 128KB space for memory mapped I/O

Device 0 Offset 1B-18 - Graphics Memory Base 2.....RW

31-0 Graphics Memory Base 0default = E040 0000
Defines an 8MB space for off-screen video overlay

Device 0 Offset 2D-2C – Subsystem Vendor ID.....RW

15-0 Subsystem Vendor IDdefault = 00

Device 0 Offset 2F-2E - Subsystem ID.....RW

15-0 Subsystem IDdefault = 00

Device 0 Offset 33-30 –Graphics ROM BaseRW

31-0 Graphics ROM Basedefault = 0000 0001

Device 0 Offset 3C – Interrupt Line.....RW

7-0 Interrupt Line default = 0Bh

Device 0 Offset 3D – Interrupt Pin..... RO

7-0 Interrupt Pinalways reads 01h (INTA#)

Interrupts

There are several interrupt sources and their corresponding controls in the MVP4 as shown in the following table:

Table 7. Interrupt Sources and Controls

Source	Mask	Clear	Status
Capture ³	CR9B[7]	CR9B[6] ¹	CR9B[4]
Capture VSYNC	²		
Capture Even Field	²		
Capture Odd Field	²		
Capture Blank	²		
GE ⁴	2122[7]	2122[7]	2120[4]
VGA ⁵	CR11[5]	CR11[4]	

- 1) Write 0 to clear.
- 2) Selected by CR9E[7:6]
- 3) Video capture logic can generate an interrupt which is selected from one of four sources determined by CR9E.[7:6]. This interrupt is enabled by CR9B[7]. To clear this bit write 0 to CR9B[6]. Whether an interrupt is generated can be determined from CR9B[4].
- 4) The GE interrupt is similar to the capture interrupt.
- 5) The VGA interrupt is similar to the capture interrupt except that there is no status bit.

PCI Device-Specific Config Regs – Graphics Accelerator
Offset 93-90 – Power Management 1.....RO

- 31-27 Reserved** always reads 0
 PME# not supported
26 D2 State (Suspend) Supported always reads 1
 The D2 state is supported
25 D1 State (Standby) Supported always reads 1
 The D1 state is supported
24-22 Reserved always reads 0
21 Device Specific Initialization always reads 1
 Special DSI is required from the video BIOS
20 Reserved always reads 0
 Auxiliary power source not supported
19 Reserved always reads 0
 PME# generation not supported
18-16 PCI PM Version # always reads 001b
15-8 Next Item Pointer always reads 0
7-0 PCI PM Capable always reads 01h
 This device is PCI PM capable

Offset 97-94 – Power Management 2RW

- 31-24 Reserved** always reads 0
 Power dissipation reporting not supported
23-16 Reserved always reads 0
15 D3 Cold Supported always reads 0
 D3 cold not supported
14-13 Data Scale always reads 0
 Power dissipation reporting not supported
12-9 Power Consumed / Dissipated always reads 0
 Power dissipation reporting not supported
8 Reserved always reads 0
 PME# for D3 cold not supported
7-2 Reserved always reads 0
1-0 Power State
 00 Fully On default
 01 Standby
 10 Suspend
 11 D3hot, similar to suspend

Graphics Accelerator PCI Bus Master Registers

The MVP4 PCI Bus Master controller supports both read/write and scatter/gather. Software can take advantage of this feature to transfer data between system memory and the frame buffer. After software sets the proper registers and commands, the PCI master begins to transfer data automatically between system memory and the frame buffer. This allows the CPU to do other jobs at the same time, thus increasing performance.

Software should use the PCI Bus Master functionality to transfer big chunks of data such as video capture data for video conferencing applications or texture data for 3-D applications. For small chunks of data, direct CPU access to the Frame Buffer is the preferred method.

The software sequence used to control bus master operation is as follows: Software first sets registers such as the system memory starting address, page table starting address / height / width, and frame buffer starting address and line offset. Software finally sets the bus master control register where either bit 1 (for reads) or bit 2 (for writes) is set as the command bit. After the command bit is set, the hardware will begin to transfer data automatically based on the parameters specified. After the transfer is finished, the hardware will issue an interrupt. Software can then poll the status bit to get the transfer status. The hardware will clear the command bit after the transfer is finished. Software cannot issue new commands until the previous command is completed.

All Registers are memory mapped. The memory address base is defined in PCI configuration register "Memory Base 1" (offset 17h-14h).

Port 2204 – Graphics Bus Master StatusRO

31-3 Reserved always reads 0

2 Bus Master Interrupt Status

1 End of Transfer

- 0 Still processing.....default
- 1 End of Transfer (Idle)

0 Bus Master Error Status

- 0 Normal
- 1 Error Detected

This error is usually detected because the total page table size is less than the size defined in the "Graphics Bus Master Height" register at index 2314h.

Port 2300 – Graphics Bus Master ControlRW

31-16 Reserved always reads 0

15 PCI Master Read Data to GE SRCQ

- 0 Disable..... default
- 1 Enable

14-11 Bytes in DW to be Cleared

When enabling block transfer with clear, one bits define which byte(s) in the DW will be cleared

10 Enable Bit with Clear

- 0 Disable..... default
- 1 Enable

9 Invert C / Z Position

- 0 Hardware assumes C is located in bits 15:0 and Z in bits 31:16..... default
- 1 Hardware assumes C is located in bits 31:16 and Z in bits 15:0

8 Enable Z Stripping

- 0 Disable..... default
- 1 Enable

7-5 Reserved always reads 0

4 Bus Master Interrupt

- 0 Disable..... default
- 1 Enable

3 Master Latency

- 0 Disable..... default
- 1 Enable

2 Write Command default =0

Writing this bit to 1 will trigger the hardware to begin a write operation. After finishing the operation, hardware will automatically clear this bit.

1 Read Command default =0

Writing this bit to 1 will trigger the hardware to begin a read operation. After finishing the operation, hardware will automatically clear this bit.

0 Scatter / Gather

- 0 Disable..... default
- 1 Enable

Port 2310 – Graphics Bus Master System Start Addr ...RW**31-0 System Start Address**

If scatter / gather is enabled, bits 31:12 point to the physical region translation table (the page starting address must be aligned on 4KB address boundaries) and bits 11:0 are the offset within a page.

Physical Region Descriptor Table

While system memory is allocated in a non-contiguous space, software needs to provide a physical region description table in system memory and pass the table's starting address to hardware.

The table size must less than or equal to 4K bytes and the table cannot cross the 4K boundary.


Figure 5. Physical Region Descriptor Table Format

BYTE3	BYTE2	BYTE1	BYTE0
Page 0 physical address			EOT
Page 1 physical address			EOT
.....			
Page n physical address			EOT

EOT = End of Table

Each table entry is 4 bytes in length. Hardware assumes that the physical page is always 4K. Bits 31:2 indicate the physical page starting address. Bit 0 of the first byte indicates the end of the table. Bus Master operation terminates when the last descriptor has been retired.

Figure 6. PCI Bus Master Address Translation



Graphics Accelerator AGP Registers

The default base I/O address for the AGP registers is 2300h.

The AGP control unit has 3 channels. These channels can work independently and in parallel. Each channel has its own capabilities:

Channel 0: Execution mode texture access.

Channel 1: Command List Operation. Executes command lists from AGP memory.

Channel 2: Data Move. Moves data from AGP memory to frame buffer or to the Capture/MPEG2 FIFO. Also moves data from the frame buffer to AGP memory.

Graphics AGP Configuration Registers

Port 2304 – Graphics AGP Capability List.....RW
31-0 xx

Port 2334 – Graphics AGP Capability List Address.....RW
31-0 xx

Graphics AGP Operation Registers

Port 2340 – Graphics AGP FB Command List StartRW
31-19 Reserved always reads 0
18-0 Frame Buffer Command List Start Address

Port 2344 – Graphics AGP FB Command List SizeRW
31-19 Reserved always reads 0
18-3 Frame Buffer Command List Size (in quadwords)
Value programmed is the desired size minus one
2-0 Reserved always reads 0

Command List Format

The command list is stored in AGP memory in groups. Each group has the following format:

QuadWord	Bit			Bit 0
	63	48	32	
0			Data 0	Header
1			Data 2	Data 1
2			Data 4	Data 3
...		
n / 2 + 1			Pad/Data n-1	Data n - 1/2

The header is a 32-bit word that contains information about this group, such as the amount of useful data in the group. A group is always padded to a quadword boundary. Padding DWORDs are discarded by the channel. The format of the header is as follows:

31 Consecutive Addressing

- 0 Disabled (all data in this group will be written to the register with the destination address specified in the "ADDR" field in bits 29-8)
- 1 Enabled (All data in this group will be written to registers ADDR, ADDR+4, ... ADDR+4 * (LEN-1) sequentially)

30 Wait

- 0 Don't Wait (send data to the Graphics Engine as long as it can receive it)
- 1 Wait (until the GE is idle, then send data)

29-8 Register Address of the First Data (ADDR)

15-0 Number of DWORDs of Data in this Group (LEN)

Port 2348 – Graphics AGP Channel 1 FB Start/Pitch ...RW

31-22 Frame Buffer Line Offset (in quadwords)
21-19 Reserved always reads 0
18-0 Frame Buffer Starting Address

Port 234C – Graphics AGP Channel 1 FB SizeRW

31-13 X Direction (in quadwords minus one)
12-10 Reserved always reads 0
9-0 Y Direction (in pixels minus one)

Port 2350 – Graphics AGP Channel 1 System StartRW

31-3 Channel 1 System Memory Start Address
 (quadword aligned)
2-1 Reserved always reads 0
0 Command List Operation Trigger
 This bit is the same as bit-19 of register 2368h (Channel 1 Read Enable). It is used to trigger command list operation and force bit-17 of register 2368h (Channel 1 Destination Select) to 1 (to select the GE Command FIFO).

Port 2354 – Graphics AGP Chan 1/2 System PitchRW

31-27 Reserved always reads 0
26-16 Ch 2 System Memory Line Offset (in quadwords)
15-11 Reserved always reads 0
10-0 Ch 1 System Memory Line Offset (in quadwords)

Port 2358 – Graphics AGP Channel 2 System StartRW

31-3 Channel 2 System Memory Start Address
 (quadword aligned)
2-0 Reserved always reads 0

Port 235C – Graphics AGP Channel 2 FB Start/Pitch .RW

31-22 Frame Buffer Line Offset (in quadwords)
21-19 Reserved always reads 0
18-0 Frame Buffer Starting Address

Port 2360 – Graphics AGP Channel 2 FB SizeRW

31-27 Reserved always reads 0
26-16 Ch 2 System Memory Line Offset (in quadwords)
15-11 Reserved always reads 0
10-0 Ch 1 System Memory Line Offset (in quadwords)

Port 2364 – Channel Arbitration Counter Threshold RW

31-28 Reserved always reads 0
26-24 Channel 2 System Arbitration Threshold
23-20 Channel 2 System Arbitration Threshold
19-16 Channel 2 System Arbitration Threshold
15-12 Reserved always reads 0
11-8 ??
7-0 ??

Port 2368 – Graphics AGP Channel I/O Control RW

31-27 Reserved always reads 0
26 Reserved (Do not Program) must be 0
25 Reserved always reads 0
24 Reserved (Do not Program) must be 0
23-22 Reserved always reads 0
21-20 Reserved (Do not Program) must be 01
19 Channel 1 Read Enable
 0 Disable default
 1 Enable
18 Channel 1 Interrupt Enable
 0 Disable default
 1 Enable
17 Channel 1 Destination Select
 0 Frame Buffer default
 1 GE Command FIFO
16 Channel 1 Enable
 0 Disable default
 1 Enable
15-1 Reserved always reads 0
0 Channel 0 Enable
 0 Disable default
 1 Enable

Port 236C – Graphics AGP Global & Chan 2 Control..RW	
31-26 Reserved always reads 0
25-24 Sideband Address (SBA) Standby Latency Timer	
23 High Priority Command Enable	
0 Disable default
1 Enable	
22 Long Read Command Enable	
0 Disable default
1 Enable	
21 System Side Channel 2 Priority	
20 System Side Channel 1 Priority	
19 System Side Channel 0 Priority	
18 Reserved always reads 0
17 Frame Buffer Channel 2 Priority	
16 Frame Buffer Channel 1 Priority	
15-5 Reserved always reads 0
4-3 Channel 2 Read Operation Select	
00 Disabled default
01 Read from Frame Buffer to AGP	
10 Write from AGP to Capture / MPEG / FB	
11 -reserved-	
2 Channel 2 Interrupt Enable	
0 Disable default
1 Enable	
1-0 Channel 2 Write Target Select	
00 Write to Frame Buffer default
01 Write to Capture / MPEG / FB	
1x -reserved-	

Port 2370 –AGP Status.....RW	
31-18 Reserved always reads 0
17 Channel 2 Interrupt Status	
0 No interrupt pending default
1 Interrupt Pending	
16 Channel 2 Busy Status	
0 Idle default
1 Busy	
15-10 Reserved always reads 0
9 Channel 1 Interrupt Status	
0 No interrupt pending default
1 Interrupt Pending	
8 Channel 1 Busy Status	
0 Idle default
1 Busy	
7-2 Reserved always reads 0
1 Channel 0 Interrupt Status	
0 No interrupt pending default
1 Interrupt Pending	
0 Channel 0 Busy Status	
0 Idle default
1 Busy	

Graphics AGP Configuration Registers

Port 2380 – Graphics AGP Capability Identifier.....RW	
31-0 xx	
Port 2384 – Graphics AGP Status.....RW	
31-0 xx	
Port 2388 – Graphics AGP Command.....RW	
31-0 xx	

Command List Operation

The MVP4 implements an internal block called the “Command List Control Unit” to process command lists. Command list operation is invisible to software. After initialization of the Command List Control Unit, software can set registers as if there is no Command List Control Unit. If an engine is idle and there are no pending commands in the command buffer, data will be passed to the corresponding register directly. Otherwise, address and data will be stored into the command buffer to be processed later. When the engine is idle, the Command List Control Unit will fetch commands from the command buffer which is located in video memory and send it to the engine. There are two registers that determine the lower and upper bounds of the command buffer, the Command Buffer Start and Command Buffer End registers. The Command List Control Unit uses the command buffer in a round robin fashion, i.e., the address is wrapped around when it passes the end of the buffer.

Registers in the Setup Engine, Rasterization Engine, Pixel Engine, Memory Interface, and data from the host CPU and the drawing environment can be buffered by the Command List Control Unit. Command List Control registers and VGA extension registers cannot be buffered. Every entry in the command buffer is 64-bit with the lower 32 bits for the register address and the higher 32 bits for register data. In order to optimize memory bandwidth usage, the Command List Control Unit maintains one read and one write FIFO in its interface to memory in order to burst information from the read/write command list.

Port 23B0 –Command Buffer Start Address.....RW

31-30 Command List Mode

- 00 Disable Command Buffer default
- 01 Enable Command Buffer
- 10 Flush Command Buffer Then Disable (after first completing any commands in the existing command buffer)
- 11 -reserved-

29-24 Reserved always reads 0

23-0 Command Buffer Start Address

Starting address of the command buffer in bytes (quadword aligned). Writing to this register will set the internal buffer start and end pointers to this address.

Port 23B0 –Command Buffer End AddressRW

31-24 Reserved always reads 0

23-0 Command Buffer End Address

End address of the command buffer in bytes (quadword aligned). This address should be programmed to one more than the address of the last byte of the command buffer.

VGA Standard Registers - Introduction

The standard VGA register set consists of five sets of indexed registers plus several individually addressed registers. All VGA registers are addressed at specific I/O port addresses defined by the VGA legacy standard.

The non-indexed registers (also called the “Status / Enable” registers) are:

Input Status Register 0	Read at 3C2
Input Status Register 1	Read at 3BA or 3DA
Miscellaneous Register	Read at 3CC, Write at 3C2
Video Subsystem Enable	Read/Write at 3C3
Display Adapter Enable	Read/Write at 46E8

The indexed register sets each control different functional blocks inside the hardware VGA logic. These register sets are:

Attribute Controller	21 registers (0-14h) at 3C0/1
Sequencer	5 registers (0-4h) at 3C4/5
Graphics Controller	9 registers (0-8h) at 3CE/F
CRT Controller	25 registers (0-18h) at 3x4/5
RAMDAC	256 24-bit registers at 3C7-3C9

Indexed registers typically require two sequential port addresses, the first of which is the index and the second of which is the data. In other words, the index is written to the first port address and then the data corresponding to that indexed register is read from or written to the second port address. The exceptions to this are the Attribute Controller and the RAMDAC. For the Attribute Controller, the index is written at 3C0 as expected. Data reads (but not writes) can be performed from port 3C1 in the standard way. However, generally most data read and all data write operations use the same 3C0 port as used for the index. Data and address are accessed on alternate operations to 3C0 with an internal flag to keep track of where the next operation is to be performed (reads from 3BA or 3DA reset the flag to point at the index register). The other exception to the 2-port index/data structure is the RAMDAC which uses three port addresses. In this case, there are two locations provided for the index, 3C7 and 3C8, with the data at 3C9. There is actually only one index register, but automatic pre / post incrementation is performed differently depending on whether the index is written at the “Read” address (3C7) or the “Write” address (3C8). The current index value may be read at 3C8. Refer to the RAMDAC register group for further explanation of the operation of the index register and sequential access to the three data bytes of each indexed data location.

The number of registers listed above for each indexed register group is the number of registers defined by the VGA standard. The operation of these “base” registers will always be exactly the same from one vendor’s implementation of the VGA to another. Typically, however, there are additional non-standard / extended functions implemented in higher numbered index values. That is the case for this chip as well,

where extended functions are provided in all indexed register groups except the Attribute Controller (due to the unusual nature of Attribute Controller indexing using a single I/O port which makes access to this register group more cumbersome). This document will detail the functions of all the standard VGA registers first. All extended functions will then be separately documented in following sections.

Regarding notation used in this document, indexed registers (including extended registers) may be referenced using a 2-letter mnemonic from the following table followed by the index number:

Attribute Controller	AR
Graphics Controller	GR
CRT Controller	CR
Sequencer	SR

For example, index register 26h of the 3CE / 3CFh indexed register group could also be referred to as GR26. Bit-7 if this register, using this notation, would be GR26[7].

Register groups, for the most part, are included in this document in order by I/O port address. Some registers are included out of order with other registers in the same functional block. Refer to the table of contents and the register summary tables at the beginning of the register section of this document for further information and help in finding descriptive information for a specific register.

For standard VGA registers, primarily only the bit definitions are provided here. Since the operation of these bits was standardized long ago, full explanation of the operation of these bits is not provided in this document. Detailed explanation of these bits is provided by many fine industry publications (check your local computer book store or the internet for further information).

Capture / ZV Port Registers**Port 2200 – Capture / ZV Port CommandRW**

31-28 Reserved always reads 0
27-24 Address 1
23-20 Reserved always reads 0
19-16 Address 0
15-8 Data 1
7-0 Data 0

DVD Registers

Port 2280 – MC Version ID.....	RO
7-0 Version ID	
Port 2281 – MC Control.....	RW
7 Debug Mode	
0 Disable	default
1 Enable	
6 MC Completion Interrupt	
0 Disable	default
1 Enable	
5 VO Completion Interrupt	
0 Disable	default
1 Enable	
4 Host Bus Identification	
0 AGP	default
1 PCI	
3 Decode Overwrite	
0 Enable.....	default
1 Disable	
2-1 IDCT Data Format	
00 -reserved-.....	default
01 9 bits	
10 8 bits	
11 16 bits	
0 MC Mode	
0 Disable	default
1 Enable	

Port 2282 – MC Frame Buffer Configuration.....	RW
7 Interlaced Display	
6 TV Flicker Filter Bypass	
0 Use TV CRTC	default
1 Use VGA CRTC	
5 Request Threshold of Display Command Queue	
4 Request Threshold of PBF	
3 Request Threshold of PFF	
2 Hardware SP RL-Decode Disable	
0 Enable	default
1 Disable	
1-0 Frame Buffer Configuration	
00 4-frame.....	default
01 3.5-frame	
10 3.5-frame HHR	
11 3-frame	

Port 2287-2284 – MC Command QueueRW
31-12 Page Table Address

11 SP Command Present

- 0 SP Command is Absent.....default
- 1 SP Command is Present

10-9 Video Output Display Fields

- 00 -reserved-.....default
- 01 Top
- 10 Bottom
- 11 Both

8-6 Video Output Display Buffer

- 000 F0default
- 001 F1
- 010 F2
- 011 F3
- 100 H0
- 101 H1
- 110 H2
- 111 -reserved-

5-4 MC Buffer 2

- | | <u>Bit-1 = 1</u> | <u>Bit-1 = 0</u> |
|----|------------------|------------------|
| 00 | H0 | top |
| 01 | H1 | bottom |
| 10 | H2 | both |
| 11 | No Buf 2 | n/a |

3-2 MC Buffer 1

- | | <u>Bit-1 = 1</u> | <u>Bit-1 = 0</u> |
|----|------------------|------------------|
| 00 | H0 | F0 |
| 01 | H1 | F1 |
| 10 | H2 | F2 |
| 11 | n/a | F3 |

1 MC Buffer is Field

- 0 Not Fielddefault
- 1 Field

0 MC Command in Queue

- 0 Disabledefault
- 1 Enable

This register changes definition when written with bit-0 = 1.
This address then becomes “MC Status” with the definition of
the bits matching the following bit definitions until MC-Status
bit-0 is cleared by hardware.

Port 2285-2284 – MC Status.....RW
15 Task Pop Out Done Status

14-12 FIFO Status

11 MC Decode Done Status

10-9 Video Output Display Fields

- 00 -reserved-default
- 01 Top
- 10 Bottom
- 11 Both

8-6 Video Output Display Buffer

- 000 F0default
- 001 F1
- 010 F2
- 011 F3
- 100 H0
- 101 H1
- 110 H2
- 111 -reserved-

5-4 MC Buffer 2

- | | <u>Bit-1 = 1</u> | <u>Bit-1 = 0</u> |
|----|------------------|------------------|
| 00 | H0 | top |
| 01 | H1 | bottom |
| 10 | H2 | both |
| 11 | No Buf 2 | n/a |

3-2 MC Buffer 1

- | | <u>Bit-1 = 1</u> | <u>Bit-1 = 0</u> |
|----|------------------|------------------|
| 00 | H0 | F0 |
| 01 | H1 | F1 |
| 10 | H2 | F2 |
| 11 | n/a | F3 |

1 MC Buffer is Field

- 0 Not Fielddefault
- 1 Field

0 MC Status

- 0 Not in progressdefault
- 1 In Progress

The bit definitions above are valid only when bit-0 is equal to 1. When hardware clears bit-0, bit definitions revert to those defined by the “MC Command Queue” register defined in the left hand column of this page.

Port 228B-2288 – MC Y-Reference AddressRW

31-20 Reserved always reads 0
19-0 Y-Reference Start Address (quadword aligned)

Port 228F-228C – MC U-Reference Address.....RW

31-20 Reserved always reads 0
19-0 U-Reference Start Address (quadword aligned)

Port 2293-2290 – MC V-Reference AddressRW

31-20 Reserved always reads 0
19-0 V-Reference Start Address (quadword aligned)

Port 2297-2294 – MC Display Y-Address Offset.....RW

31-20 Reserved always reads 0
19-0 Y Address Offset
Y address offset (quadword aligned) of first display pixel relative to the first pixel (top left hand corner) of the picture.

Port 229B-2298 – MC Display U-Address OffsetRW

31-20 Reserved always reads 0
19-0 U Address Offset
U address offset (quadword aligned) of first display pixel relative to the first pixel (top left hand corner) of the picture.

Port 229F-229C – MC Display V-Address Offset.....RW

31-20 Reserved always reads 0
19-0 V Address Offset
V address offset (quadword aligned) of first display pixel relative to the first pixel (top left hand corner) of the picture.

Port 22A0 – MC H Macroblock CountRW

7-0 Number of Horizontal Macroblocks

Port 22A2 – MC V Macroblock Count.....RW

7-0 Number of Vertical Macroblocks

Port 22A5-22A4 – MC Frame Buffer Y LengthRW

15-0 Number of Pixels in a Y Frame

Port 22AB-22A8 – Color Palette EntriesRW
Port 22B3-22B0 – SP BUF0 Pixel Start AddressRW
Port 22B7-22B4 – SP BUF1 Pixel Start AddressRW
Port 22BB-22B8 – SP BUF0 Command Start Address . RW
Port 22BF-22BC – SP BUF1 Command Start Address . RW
Port 22C1-22C0 – SP Y Display Offset.....RW
Port 22D0 – Digital TV Encoder Control.....RW
Port 22D3-22D1 – Digital TV Encoder CFC.....RW

Attribute Controller Registers (AR)

For this indexed register group, the index is accessed at 3C0 as expected. However, although data operations can be performed using port 3C1 in the standard way, data is generally accessed at 3C0 as well. In other words, data and address are accessed on alternate operations to 3C0 with an internal flag to keep track of where the next operation is to be performed. The state of the internal flag may be read back in the extended registers (see CR24). To set the internal flag to select the index (i.e., to set the flag so that the next access to port 3C0h points to the index register), read port 3BAh or 3DAh (depending on the state of the color / mono bit in the Miscellaneous Output Register at 3C2[0]). Attribute Controller register data may be read at 3C1 (the internal flag is not toggled) but must be written at 3C0.

Port 3C0 – VGA Attribute Controller IndexRW

- 7-6 Reserved always reads 0
- 5 Palette Address Source
- 4-0 Attribute Controller Index

Only the lower 5 bits are implemented to allow access to Attribute Controller registers 0-14h.

Port 3C0/3C1 Index 0-F – Attr Ctrlr Color PaletteRW

- 7-6 Reserved always reads 0
- 5-0 Color Value

Port 3C0/3C1 Index 10 – Attr Ctrlr Mode ControlRW

- 7 P5 / P4 Select
- 6 Pixel Width
- 5 Pixel Panning Compatibility
- 4 Reserved always reads 0
- 3 Select Background Intensity or Enable Blink
- 2 Enable Line Graphics Character Mode
- 1 Display Type
- 0 Graphics / Text Mode

Port 3C0/3C1 Index 11 – Attr Ctrlr Overscan Color.....RW

- 7-0 Overscan Color

Port 3C0/3C1 Index 12 – Attr Ctrlr Color Plane Ena ...RW

- 7-6 Reserved always reads 0
- 5-4 Video Status Mux
- 3-0 Color Plane Enable for Color Planes 3-0

Port 3C0/3C1 Index 13 – Attr Ctrlr H Pixel Panning....RW

- 7-4 Reserved always reads 0
- 3-0 Horizontal Pixel Pan

Port 3C0/3C1 Index 14 – Attr Ctrlr Color Select.....RW

- 7-4 Reserved always reads 0
- 3-0 Color Select Bits 7-4

VGA Status / Enable Registers

Port 3C2 – VGA Input Status 0.....RO

- 7 Vertical Retrace Interrupt Pending
- 6-5 Reserved always reads 0
- 4 Switch Sense
- 3-0 Reserved always reads 0

Port 3xA – VGA Input Status 1.....RO

This register is accessible at either 3BA or 3DA (shorthand notation 3xA) depending on the setting of Miscellaneous Output Register at 3C2[0].

- 7-6 Reserved always reads 0
- 5-4 Diagnostic
- 3 Vertical Retrace
- 2-1 Reserved always reads 0
- 0 Display Enable (Inverted)

Port 3C2 – VGA Miscellaneous Output Register (Write)WO

Port 3CC – VGA Miscellaneous Output Register (Read)RO

- 7 Vertical Sync Polarity
- 6 Horizontal Sync Polarity
- 5 Page Bit for Odd / Even
- 4 Reserved always reads 0
- 3-2 Clock Select
- 1 Enable RAM
- 0 I/O Address Select
 - 0 CRTC registers at 3Bx, Input Status 1 at 3BA
 - 1 CRTC registers at 3Dx, Input Status 1 at 3DA

Port 3C3 – VGA Video Subsystem EnableRW

- 7-1 Reserved always reads 0
- 0 Video Subsystem Enable

Port 46E8h – VGA Display Adapter EnableRW

- 7-4 Reserved always reads 0
- 3 Display Adapter Enable
- 2-0 Reserved always reads 0

VGA Sequencer Registers (SR)

Port 3C4 – VGA Sequencer IndexRW

7-0 Sequencer Index

Only the lower 3 bits are implemented in a standard VGA to point to Sequencer registers 0-4. However, all 8 bits are implemented here to allow for extended registers up to index FF.

Port 3C5 Index 0 – Sequencer Reset.....RW

- | | |
|-----------------------------|----------------------|
| 7-2 Reserved | always reads 0 |
| 1 Synchronous Reset | |
| 0 Asynchronous Reset | |

Port 3C5 Index 1 – Sequencer Clocking Mode.....RW

- | | |
|-------------------------|----------------------|
| 7-6 Reserved | always reads 0 |
| 5 Screen Off | |
| 4 Shift 4 | |
| 3 Dot Clock | |
| 2 Shift Load | |
| 1 Reserved | always reads 0 |
| 0 8/9 Dot Clocks | |

Port 3C5 Index 2 – Sequencer Map MaskRW

- | | |
|-----------------------|----------------------|
| 7-4 Reserved | always reads 0 |
| 3 Enable Map 3 | |
| 2 Enable Map 2 | |
| 1 Enable Map 1 | |
| 0 Enable Map 0 | |

Port 3C5 Index 3 – Sequencer Character Map Select....RW

- | | |
|-----------------------------------|----------------------|
| 7-6 Reserved | always reads 0 |
| 5 Character Map Select A | |
| 4 Character Map Select B | |
| 3-2 Character Map Select A | |
| 1-0 Character Map Select B | |

Port 3C5 Index 4 – Sequencer Memory Mode.....RW

- | | |
|--------------------------|----------------------|
| 7-4 Reserved | always reads 0 |
| 3 Chain 4 | |
| 2 Odd / Even | |
| 1 Extended Memory | |
| 0 Reserved | always reads 0 |

VGA RAMDAC Registers

Port 3C6 – VGA RAMDAC Pixel Mask.....RW

7-0 Palette Address Mask

Port 3C6 – VGA RAMDAC CommandRW

This register is a non-standard VGA register (“extension register”) located at the same port address as the VGA RAMDAC Pixel Mask register. In order to maintain compatibility with standard VGA operations, access to this register is restricted: access is enabled by performing four successive accesses to the Pixel Mask register at 3C6 (i.e., read 3C6 four times).

7-4 Color Mode Select

- | | |
|---|----------------------|
| 0000 Pseudo-Color Mode..... | default |
| 0001 Hi-Color Mode (15-bit direct interface) | |
| 0010 Muxed Pseudo-Color Mode (16-bit pixel bus) | |
| 0011 XGA Color Mode (16-bit direct interface) | |
| 01xx -reserved- | |
| 10xx -reserved- | |
| 1100 -reserved- | |
| 1101 True Color Mode (24-bit direct interface) | |
| 111x -reserved- | |
| 3 Reserved | always reads 0 |
| 2 DAC Disable | |
| 0 DAC On (if SR20[0] = 1) | default |
| 1 DAC Off | |
| 1 Reserved | always reads 0 |
| 0 RAMDAC Enable | |
| 0 Disable (Bypass) RAMDAC..... | default |
| 1 Enable RAMDAC | |

Port 3C7 – VGA RAMDAC Read IndexWO

Port 3C8 – VGA RAMDAC Write IndexWO

Port 3C8 – VGA RAMDAC Index ReadbackRO

7-0 RAMDAC Index

Port 3C9 Index 0-FF – RAMDAC Color PaletteRW

7-0 RAMDAC Color Data

There are 768 data entries in the palette consisting of 256 three-byte entries. R, G, and B 8-bit values are accessed on successive operations to this port with the index autoincremented after every 3 accesses. Refer to a VGA programmers guide for further information.

VGA Graphics Controller Registers (GR)

Port 3CE – VGA Graphics Controller Index.....RW

- 7 Reserved always reads 0
6-0 Graphics Controller Index
 Only the lower 4 bits are implemented in a standard VGA to allow access to Graphics Controller registers 0-8. However, 7 bits are implemented here to allow for extended registers up to index 7F.

Port 3CF Index 0 – Graphics Controller Set / Reset.....RW

- 7-4 Reserved** always reads 0
3-0 Set / Reset Planes 3-0

Port 3CF Index 1 – Graphics Controller Set / Reset EnaRW

- 7-4 Reserved** always reads 0
3-0 Enable Set / Reset Planes 3-0

Port 3CF Index 2 – Graphics Controller Color CompareRW

- 7-4 Reserved** always reads 0
3-0 Color Compare Planes 3-0

Port 3CF Index 3 – Graphics Controller Data Rotate ...RW

- 7-4 Reserved** always reads 0
3 Function Select
2-0 Rotate Count

Port 3CF Index 4 – Graphics Ctrlr Read Map SelectRW

- 7-2 Reserved** always reads 0
1-0 Map Select

Port 3CF Index 5 – Graphics Controller Mode RW

- 7 Reserved** always reads 0
6 256 Color Mode default = 0
5 Shift Register default = 0
4 Odd / Even default = 0
3 Read Mode default = 0
2 Reserved always reads 0
1-0 Write Mode default = 0

Port 3CF Index 6 – Graphics Controller Miscellaneous RW

- 7-4 Reserved** always reads 0
3-2 Memory Map
1 Chain Odd Maps to Even
0 Graphics Mode

Port 3CF Index 7 – Graphics Ctrlr Color Don't Care .. RW

- 7-4 Reserved** always reads 0
3-0 Color Don't Care Planes 3-0

Port 3CF Index 8 – Graphics Controller Bit Mask..... RW

- 7-0 Bit Mask**

VGA CRT Controller Registers (CR)

CRTC registers are accessible at either 3B4 / 3B5 or 3D4 / 3D5 (shorthand notation 3x4 / 3x5) depending on the setting of Miscellaneous Output Register 3C2 bit-0

Port 3x4 – VGA CRT Controller IndexRW

7-0 CRT Controller Index

Only the lower 5 bits are implemented in a standard VGA to allow access to CRTC registers 0-18h. However, all 8 bits are implemented here to allow for extended registers up to index FF.

Port 3x5 Index 0 – VGA CRTC – H TotalRW

7-0 Horizontal Total..... default = 0

Port 3x5 Index 1 – VGA CRTC – H Display Ena End...RW

7-0 Horizontal Display Enable End, default = 0

Port 3x5 Index 2 – VGA CRTC – H Blank Start.....RW

7-0 Horizontal Blanking Start..... default = 0

Port 3x5 Index 3 – VGA CRTC – H Blank EndRW

7 Reserved always reads 0 6-5 Display Enable Skew..... default = 0 4-0 Horizontal Blanking End..... default = 0

Port 3x5 Index 4 – VGA CRTC – H Retrace Start.....RW

7-0 Horizontal Retrace Pulse Start..... default = 0FFh

Port 3x5 Index 5 – VGA CRTC – H Retrace EndRW

7 Horizontal Blanking End..... default = 0 6-5 Horizontal Retrace Delay default = 0 4-0 Horizontal Retrace Pulse End..... default = 0

Port 3x5 Index 6 – VGA CRTC – V Total.....RW

7-0 Vertical Total default = 0

Port 3x5 Index 7 – VGA CRTC – Overflow.....RW

7 Vertical Retrace Start Bit-9 default = 0 6 Vertical Display Enable End Bit-9..... default = 0 5 Vertical Total Bit-9 default = 0 4 Line Compare Bit-8 default = 0 3 Vertical Blank Start Bit-8 default = 0 2 Vertical Retrace Start Bit-8 default = 0 1 Vertical Display Enable End Bit-8..... default = 0 0 Vertical Total Bit-8 default = 0

Port 3x5 Index 8 – VGA CRTC – Preset Row Scan.....RW

7 Reserved always reads 0 6-5 Byte Panning default = 0 4-0 Preset Row Scan..... default = 0

Port 3x5 Index 9 – VGA CRTC – Max Scan Line.....RW

7 200 to 400 Line Conversion..... default = 0 6 Line Compare Bit-9 default = 0 5 Vertical Blank Start Bit-9 default = 0 4-0 Maximum Scan Line default = 0

Port 3x5 Index A – VGA CRTC – Cursor StartRW

7-6 Reserved always reads 0 5 Cursor On/Off default = 0 4-0 Cursor Row Scan Start default = 0

Port 3x5 Index B – VGA CRTC – Cursor EndRW

7 Reserved always reads 0 6-5 Cursor Skew..... default = 0 4-0 Cursor Row Scan End..... default = 0

Port 3x5 Index C / D – VGA CRTC Start Addr Hi/Lo.. RW

..... default = 0

Port 3x5 Index E / F – VGA CRTC Cursor Loc Hi/Lo . RW

..... default = 0

Port 3x5 Index 10 – VGA CRTC – V Retrace StartRW

7-0 Vertical Retrace Pulse Start default = 0

Port 3x5 Index 11 – VGA CRTC – V Retrace End.....RW

7 CR0-7 Write Protect default = 0 6 Reserved always reads 0 5 Vertical Interrupt Enable default = 0 4 Vertical Interrupt Clear default = 0 3-0 Vertical Retrace Pulse End..... default = 0

Port 3x5 Index 12 – VGA CRTC – V Display Ena End . RW

7-0 Vertical Display Enable End default = 0

Port 3x5 Index 13 – VGA CRTC – Offset.....RW

7-0 Display Screen Logical Line Width default = 0

Port 3x5 Index 14 – VGA CRTC – Underline Location RW

7 Reserved always reads 0 6 Double Word Mode default = 0 5 Count By 4 default = 0 4-0 Underline Location..... default = 0

Port 3x5 Index 15 – VGA CRTC – V Blank StartRW

7-0 Vertical Blanking Start default = 0

Port 3x5 Index 16 – VGA CRTC – V Blank EndRW

7-0 Vertical Blanking End default = 0

Port 3x5 Index 17 – VGA CRTC – Mode ControlRW

7 Hardware Rese default = 0 6 Word / Byte Mode default = 0 5 Address Wrap default = 0 4 VSYNC Update Select (VGA Extended Capability) 0 Base may only be updated during Vsync def 1 Base address may be updated during Hsync 3 Count By 2 default = 0 2 Horizontal Retrace Select default = 0 1 Select Row Scan Counter..... default = 0 0 Compatibility Mode Support..... default = 0

Port 3x5 Index 18 – VGA CRTC – Line CompareRW

7-0 Line Compare default = 0

Extended Registers – Non-Indexed I/O Ports

Port 3D8 – Alternate Destination Segment AddrRW

7 Reserved always reads 0
6-0 Alternative Destination Segment Address . def = 00
 Read / write of this register is enabled by GRF[2].
 This register becomes active when GR6[3-2] are not 00.

Port 3D9 – Alternate Source Segment AddressRW

7 Reserved always reads 0
6-0 Alternative Source Segment Address def = 00
 Read / write of this register is enabled by GRF[2].
 This register becomes active when GR6[3-2] are not 00.

Port 3xB – Alternate Clock Select.....RW

3xB notation indicates that this register is accessible at either 3BB or 3DB depending on the setting of the color / mono bit.

7-5 New Mode Control Register Bits 3-1 def = 00
 These bits have the same function as SRD[3-1]
4-2 Reserved always reads 0
1-0 Video Clock Select def = 00

Extended Registers – VGA Sequencer Indexed

SR8 – Old / New Status.....		RO
7	Old / New Status (see SRB, SRC, SRD, SRE, GRE)	
0	Old	default
1	New	
6	Interlace Scan Field	
0	Odd	default
1	Even	
5	Reserved	always reads 0
4	Command FIFO Empty	
0	Empty	default
1	Not Empty	
3-0	Reserved	always reads 0

SR9 – Graphics Controller Version.....		RO
7-0	Version Number	always reads 58h

SRB – Version / Old-New Mode Control.....
RW

7-0 Graphics Controller Version #..... always reads F3h
A write to this register will change the Old / New Mode Control registers (SRD, SRE, and GRE) to the “old” definition. A read from this register will change the Old / New Mode Control registers to the “new” definition.

SRC – Configuration Port 1.....
RW

Access to this register is enabled by SRE_Old[5] = 1 (“Select Configuration Port 1”) and writes are enabled by SRE_New[7] = 1 (“Configuration Port Write Enable”).

7	Reserved	always reads 1
6	Memory Bus Width	
0	32-bit Memory Bus	default
1	64-bit Memory Bus	
Note: Although the MVP4 integrated graphics controller does not control memory directly (the system memory controller is used to access graphics memory as a portion of system memory), some functional blocks in the graphics controller (such as video) use this bit to manage their data bus widths.		
5	Reserved	always reads 1
4	Video Subsystem Enable	
0	46E8	
1	3C3	default
3	Video BIOS Size	
0	64K	default
1	32K	
2-0	Reserved	always reads 111b

SRC – Configuration Port 2.....
RW

Access to this register is enabled by SRE_Old[5] = 0 (“Select Configuration Port 2”) and writes are enabled by SRE_New[7] = 1 (“Configuration Port Write Enable”).

7-0 Reserved for BIOS

SRD – Mode Control 2 (Old).....
RW

7-6	Reserved	always reads 0
5	Reserved	always reads 1
4	Reserved	always reads 0
3	CPU Bandwidth Select	
0	Normal	default
1	Non-interrupted CPU access during VBLANK	
2-0	Reserved	always reads 0

SRD – Mode Control 2 (New).....
RW

7-4	Display FIFO Memory Request Threshold Ctrl	
0000	Empty 0 level	
0001	Empty 4 level	default
0010	Empty 8 llevel	
0011	Empty 12 level	
0100	Empty 16 level	
0101	Empty 20 level	
0110	Empty 24 level	
0111	Empty 28 level	
1000	Empty 32 level	
1001	Empty 36 level	
1010	Empty 40 level	
1011	Empty 44 level	
1100	Empty 48 level	
1101	Empty 52 level	
1110	Empty 56 level	
1111	Empty 60 level	
3	Reserved	always reads 0
2-1	Video Clock Divide	
00	Divide by 1	default
01	Divide by 2	
10	Divide by 4	
11	Divide by 1.5	
0	Reserved	always reads 0

SRE – Mode Control 1 (Old).....RW	
7	Reservedalways reads 1
6	IRQ Polarity Select
0	Active Highdefault
1	Active Low
5	Configuration Port (SR0C) Select
0	Select Port 2
1	Select Port 1 default
4	Reserved always reads 0
3	Memory BusRO
0	8-bit
1	16-bit always reads 1
2-1	256K Bank Select
00	Bank 0 default
01	Bank 1
10	Bank 2
11	Bank 3
Note: an inverted value will be written to bit-1	
These bits (and 3C2[5]) are write enabled when GR06[3-2] = 00. 3C2[5] is used as a page select to select one of the two 64KB pages.	
0	RAMDAC Pixel Clock Invert
0	Normal default
1	Invert pixel clock to RAMDAC

SRE – Mode Control 1 (New).....RW	
7	Configuration Port Write Enable default = 0
0	Write Protect
1	Write Enable
Ports effected: SRC, SRF, CR28-2A, SRE_New[6-4] (this register), and SR10[0]	
6	CPU Bandwidth Select for Text Mode
0	132-Column Text
1	Other Text default
5-0	64K Bank Select default = 0
<u>Bit-1 should be inverted when performing writes</u>	
These bits are enabled when GR06[3-2] are written with any value other than 00.	

SRF – Power-up Mode 2RW	
This register is write protected by SRE_New[7].	
7	Reserved always reads 1
6	BIOS Control
0	Disabled default
1	Enabled
5	Palette Mode
0	Master Abort Mode
1	Intel Retry Mode default
4	Linear / Bank Addressing Control
0	Linear Only
1	Linear / Bank default
3-0	Reserved for BIOS default = 1111

SR10 – VESA™ Big BIOS Control.....RW	
7	Extended VESA™ Big BIOS Enable
0	Disabled default
1	Enabled
6-5	Video Address Select RO
00	A0000-A7FFF default
01	-reserved-
10	B0000-B7FFF
11	B8000-BFFFF
These bits are decoded from GR6[3-2]	
4-1	Reserved always reads 0
0	Page Select
0	Select the original C0000-C7FFF access def
1	Select extended access defined by bits 6-5
Bit-0 of this register is write protected by SRE_New[7].	

SR11 – ProtectionRW	
7-0	Register Protection Enable default = 00
87	Unprotect all extended registers except those which may still be protected by SRE_New[7]
92	Unprotect all extended registers independent of SRE_New[7]
If any value other than the ones listed above is programmed into this register, all extended registers will be write protected.	

SR12 – ThresholdRW	
7-4	Queue Threshold Playback and Capture def = 2
Threshold of the display queue when both playback and capture are enabled (for definition see SRD.new).	
3-0	Queue Threshold Playback or Capture def = 1
Threshold of the display queue when either playback or capture are enabled (for definition see SRD.new)	
The old threshold is used when neither playback nor capture is enabled. All three thresholds cannot be set to 0. Other definitions are the same as the original.	

Graphics Clock Synthesizer Control

SR18 – VCLK1 Frequency Control 0.....RW

7-0 VCLK1 Frequency Generator Numerator def=0

SR19 – VCLK1 Frequency Control 1.....RW

7-6 VCLK1 Frequency Generator K-Factor def=0

5-0 VCLK1 Frequency Generator Denominator. def=0

SR1A – VCLK2 Frequency Control 0.....RW

7-0 VCLK2 Frequency Generator Numerator def=0

SR1B – VCLK2 Frequency Control 1.....RW

7-6 VCLK2 Frequency Generator K-Factor def=0

5-0 VCLK2 Frequency Generator Denominator. def=0

SR20 – Clock Synthesizer / RAMDAC Setup.....RW

7 Reserved always reads 0

6 Multiplex Mode Sync Mechanism

0 Normal Mode..... default
1 Enable synchronization in multiplexed mode for high VCLK tracking

5 Simultaneous VAFC and Playback

0 Simultaneous VAFC / playback display default
1 Playback only

4 VAFC and Playback Display Overlay

0 VAFC is on top..... default
1 Playback is on top

3 DAC Test Mode

0 Disable..... default
1 Enable

2 Video Mode

0 Disable..... default
1 Enable

1-0 Video Mode Select

x0 5-5-5 Hi-color default = 0
x1 5-6-5 XGA-color
0x Video Playback, True-color
1x Video Playback, 256-color

Table 8. Graphics Clock Frequencies – 14.31818 MHz Reference

<u>Denominator Value</u>	<u>Numerator Value</u>	<u>N</u>	<u>M</u>	<u>K</u>	<u>Actual Frequency</u>	<u>Expected Frequency</u>	<u>Frequency Error %</u>
88	3E	62	8	2	25.057	25.175	-0.0047
89	4F	79	9	2	28.311	28.322	-0.0004
88	5D	93	8	2	36.153	36.000	0.0043
83	30	48	3	2	40.091	40.000	0.0023
85	4A	74	5	2	41.932	42.000	-0.0016
84	42	66	4	2	44.148	44.000	0.0034
84	43	67	4	2	44.744	44.900	-0.0035
84	48	72	4	2	47.727	48.000	-0.0057
43	1B	27	3	1	50.114	50.350	-0.0047
46	33	51	6	1	52.798	52.800	0.0000
42	18	24	2	1	57.273	57.270	0.0000
43	21	33	3	1	58.705	58.800	-0.0016
43	23	35	3	1	61.568	61.600	-0.0005
4A	63	99	10	1	63.835	64.000	-0.0026
48	53	83	8	1	65.148	65.000	0.0023
46	43	67	6	1	67.116	67.200	-0.0012
44	33	51	4	1	70.398	70.400	0.0000
44	34	52	4	1	71.591	72.000	-0.0057
42	22	34	2	1	75.170	75.000	0.0023
44	39	57	4	1	77.557	77.000	0.0072
44	3B	59	4	1	79.943	80.000	-0.0007
44	42	66	4	1	88.295	88.000	0.0034
44	44	68	4	1	90.682	90.000	0.0076
44	4A	74	4	1	97.841	98.000	-0.0016
04	22	34	4	0	100.227	100.000	0.0023
07	3C	60	7	0	108.182	108.000	0.0017
02	19	25	2	0	118.125	118.000	0.0011
03	22	34	3	0	120.273	120.000	0.0023
05	3A	58	5	0	135.000	135.000	0.0000
05	4B	75	5	0	169.773	170.000	-0.0013
05	5A	90	5	0	200.455	200.000	0.0023

The clock frequency can be derived by multiplying the reference frequency times $(N+8) / [(M+2) \times 2^K]$

Graphics Signature Analyzer Registers

SR21 – Signature Control.....	RW
7 Signature Generator Enable	
0 Disable (readback 0 indicates done).....	default
1 Enable (readback 1 indicates busy)	
6 Signature Source Select	
0 TV / CRT	default
1 LCD	
5-0 Bit Select default = 0
SR23-22 – Signature Data	RO
15-0 Signature Data	

Graphics Power Management Control Registers

SR24 – Power Management Control.....	RW
7 RAMDAC Clock During RAMDAC Powerdown	
0 14.318 MHz	default
1 14.31818 MHz divided by 2	
6 Enable VCLK2 VCO Directly	
(without warmup sequence)	
0 Enable	
1 Don't Enable	default
5-4 Clock Input Divisor	
Divisor for 14.318 MHz clock input to MCLK to	
drive DRAM refresh cycles in power managed	
modes.	
00 1	default
01 2	
10 4	
11 8	
3 Power Management Slow MCLK	
0 Use divided MCLK during standby & suspend	
1 Use MCLK during standby & suspend.....	def
2 Enable MCLK VCO Directly	
(without warmup sequence)	
0 Enable	
1 Don't Enable	default
1 Enable MCLK VCO Directly	
(without warmup sequence)	
0 Enable	
1 Don't Enable	default
0 DAC Power	
0 Off	default
1 On	

Graphics Connector Control Registers

SR25 – Monitor Sense	RO
7-3 Reserved always reads 0
2-0 Monitor Sense Result: [red, green, blue]	
SR37 – Video Key Mode	RW
7 Feature Connector Input Clock Polarity	
0 Normal.....	default
1 Inverted	
6 Signal Output (AFC Processing)	
0 Signal output is sent before AFC processing.....	def
1 Signal output is sent after AFC processing	
5-4 Feature Connector Input Pixel Clock Tuning	
00 0 ns	default
01 4 ns	
10 8 ns	
11 12 ns delay of pixel clock with respect to data	
3-0 Overlay Key Type	
0000 VGA Port Only.....	default
0001 Color Key & Video Key	
0010 Color Key & not Video Key	
0011 Color Key	
0100 Not Color Key & Video Key	
0101 Video Key	
0110 Color Key XOR Video Key	
0111 Color Key Video Key	
1000 Not Color Key & Not Video Key	
1001 Color Key XNOR Video Key	
1010 Not Video Key	
1011 Color Key Not Video Key	
1100 Not Color Key	
1101 Not Color Key Video Key	
1110 Not Color Key Not Video Key	
1111 Video Port Only	
SR38 – Advanced Feature Connector (AFC) Control... RW	
7 Reserved always reads 0
6 DCLK Rate (set after other bits for synchronization)	
0 PCLK	default
1 PCLK / 2	
5 DCLK Phase Select (if bit-6 = 1)	
0 180 degree phase shift	default
1 In phase	
4 DCLK Output Polarity	
0 Normal when bit-6 = 0	default
1 Inverted	
3 VCLK Input Polarity	
0 Normal.....	default
1 Inverted	
2-1 Reserved always reads 0
0 Pixel Data Bus Output Enable Control	
0 Disable Output Drive	default
1 Disable drive only when EVIDEO# is low	

Graphics Playback Control Registers

SR52-50 – Playback Color Key Data.....RW

- 23-16 Playback Color Key for True Color Mode
- 15-8 Playback Color Key for High Color Mode
- 7-0 Playback Color Key for 256 Color Mode

SR56-54 – Playback Color Key MaskRW

- 23-16 Playback Color Key Mask for True Color Mode
- 15-8 Playback Color Key Mask for High Color Mode
- 7-0 Playback Color Key Mask for 256 Color Mode

SR57 – Playback Video Key Mode FunctionRW

7-0 Overlay Key Type

Defines all 256 different types of mixing among VGA Color Key, Playback Window Key, and Video Chroma Key (very similar to ROP3 code). Below are some common combinations:

- 00 VGA Port Only
- F0 Color Key Only
- CC Playback Key Only
- AA Chromakey Only
- 88 Playback Key & Chromakey
- C0 Colorkey & Playback Key
- 80 Colorkey & Playback key & Chromakey
- FF Video Port Only

Graphics BIOS Scratch Pad Registers

SR5A – Scratch Pad 0RW

SR5B – Scratch Pad 1RW

SR5C – Scratch Pad 2RW

SR5D – Scratch Pad 3RW

SR5E – Scratch Pad 4RW

SR5F – Scratch Pad 5RW

Graphics Second Playback Control Registers

SR62-60 – 2nd Playback Color Key DataRW

- 23-16 Playback Color Key for True Color Mode
- 15-8 Playback Color Key for High Color Mode
- 7-0 Playback Color Key for 256 Color Mode

SR66-64 – 2nd Playback Color Key MaskRW

- 23-16 Playback Color Key Mask for True Color Mode
- 15-8 Playback Color Key Mask for High Color Mode
- 7-0 Playback Color Key Mask for 256 Color Mode

Graphics Video Display Registers

SR82-80 – Window 1 U-Plane FB Start Address.....RW

23-20 Reserved always reads 0

19-0 W1 U-Plane FB Start Address

When operating in planar mode, this field defines the frame buffer starting address for the U-plane for the first live video window

SR85-83 – Window 1 V-Plane FB Start Address.....RW

23-20 Reserved always reads 0

19-0 W1 V-Plane FB Start Address

When operating in planar mode, this field defines the frame buffer starting address for the V-plane for the first live video window

SR88-86 – Window 2 Frame Buffer Start AddressRW

23-20 Reserved always reads 0

19-0 Window 2 Frame Buffer Start Address

Frame buffer starting address for the second live video window (packed YUV format only)

SR8A-89 – Window 2 Horizontal Scaling FactorRW

15 W2 Horizontal Minify / Zoom Select

0 Zoom default
1 Minify

Zoom Selected (Bit-15 = 0)

14 Reserved

13-0 W2 Horizontal Zoom Factor

Same format as for the first live video window as defined in CR80 and CR81

Minify Selected (Bit-15 = 1)

14-13 W2 Tap

12-10 W2 Horizontal Minify Integer (Inverter)

9-0 W2 Horizontal Minify Factor

SR8C-8B – Window 2 Vertical Scaling Factor RW

15 W2 Vertical Minify / Zoom Select

0 Zoom default
1 Minify

14 W2 Vertical Filtering

0 Off default
1 On

Zoom Selected (Bit-15 = 0)

13-0 W2 Vertical Zoom Factor

Same format as for the first live video window as defined in CR82 and CR83

Minify Selected (Bit-15 = 1)

13-10 Reserved

9-0 W2 Vertical Minify Factor

SR90-8D – Window 2 Live Video Start RW

31-28 Reserved always reads 0

27-16 W2 Vertical Starting Point

15-12 Reserved always reads 0

11-0 W2 Horizontal Starting Point

SR94-91 – Window 2 Live Video End RW

31-30 W2 Line Buffer Level Bits 8-7 (see SR95)

29-28 Reserved always reads 0

27-16 W2 Vertical Ending Point

15-12 Reserved always reads 0

11-0 W2 Horizontal Ending Point

SR95 – Window 2 Live Video Line Buffer Level RW

7 Reserved always reads 0

6-0 W2 Line Buffer Level Bits 6-0 (see SR91[31-30])

SR96 – New Live Video Window Control 0 RW	
7	W2 Horizontal Interpolation
0	Interpolation default
1	Duplication
6	W1 Vertical Interpolation U and V Components
0	Enable default
1	Disable
This bit is effective only if window 1 vertical Y interpolation is enabled (CR8E[12] = 1)	
5	Reserved always reads 0
4	656
0	Disable default
1	Enable
3	W2 Color Space Converter (CSC) Bypass
0	Disable default
1	Enable
2	Reserved always reads 0
1	MC Even / Odd Inverter
0	Disable default
1	Enable
0	MC Interlace Display
0	Disable default
1	Enable

SR97 – New Live Video Window Control 1 RW		
7	Reserved always reads 0	
6	Planar Mode X (Horizontal) Y/UV Ratio	
0	2x default	
1	4x	
5-4	Planar Mode Y (Vertical) Y/UV Ratio	
00	2x (Yp420) default	
01	4x (Yp410)	
1x	1x (Yp422)	
3	Reserved always reads 0	
2-0	Window Mode default = 000b	
	<u>Format</u> <u>Interpolation</u> <u>Line Buffers</u>	
000	YUV422	H-V (96+48) x 64
001	Planar	H-V (96+48) x 64
01x	YUV	FIFO H 96 x 64
100	MPEG2 YUV422	H-V 2x(96+48)x64
101	MPEG2 Planar	H-V 2x(96+48)x64
11x	YUV422	H-V (V-YUV) 2x(96+48)x64

For 1xx, only one h/w overlay window is supported

SR98 – New Live Video Window Control 2 RW	
7-6	Two Live Window Chroma Key Select
00	Chroma key only default
01	Window 1 & chroma key
10	Window 2 & chroma key
11	(Window 1 Window 2) & chroma key
5-4	W1 Anti-Flicker Removal
00	Disable default
01	One field is shifted up 1 line
10	One field is shifted up 2 lines
11	One field is shifted up 3 lines
3	W1 Anti-Flicker Removal Field Selection
0	Odd field is shifted up default
1	Even field is shifted up
2-1	W2 Anti-Flicker Removal
00	Disable default
01	One field is shifted up 1 line
10	One field is shifted up 2 lines
11	One field is shifted up 3 lines
0	W2 Anti-Flicker Removal Field Selection
0	Odd field is shifted up default
1	Even field is shifted up

SR99 – New Live Video Window Control 3 RW	
7	Reserved always reads 0
6	Capture Address Swap Enable
0	Disable default
1	Enable
5	Capture Address Swap
0	No swap default
1	Swap
4-2	W2 HDE Delay Adjust default = 0
1-0	Reserved always reads 0

SR9B-9A – Window 1 UV Video Row Byte Offset RW	
15-14	Reserved always reads 0
13-0	W1 UV Plane Video Row Byte Offset (the bytes in a row)

SR9D-9C – Window 2 Y Video Row Byte Offset RW	
15-14	Reserved always reads 0
13-0	W2 Y Plane Video Row Byte Offset (the bytes in a row)

SR9E – Line Buffer Request Threshold RW	
7	Reserved always reads 0
6-0	Line Buffer Request Threshold Level def = 0

SR9F – VBI Control	RW
7 VBI Interrupt Status.....	RO
6 Reserved	always reads 0
5 VBI Bit-8	
4 VBI IV Bit-8	
3 VBI Interrupt	
0 Disable	default
1 Enable	
2 VBI Enable	
0 Disable	default
1 Enable	
1-0 VBI Data Format in Frame Buffer	
00 Every field data overwrite	default
01 Data in even/odd format	
10 Every two field data write contiguous	
11 -reserved-	

SRAD-AC – VBI Vertical Interrupt Position.....	RW
15 Reserved	always reads 0
14-12 Dithering Mode	
000 Bypass dithering	default
001 -reserved-	
010 24 bpp dither to 16 bpp	
011 24 bpp chop to 16 bpp	
100 24 bpp dither to 15 bpp	
101 24 bpp chop to 15 bpp	
110 24 bpp dither to RGB8	
111 24 bpp chop to RGB8	
11 Capture CSC	
0 Disable.....	default
1 Enable	
10-0 VINST[10-0]	

SRA3-A0 - VBI Frame Buffer Address.....RW

- 31-20 VBI Row Byte Offset**
- 19-0 VBI Start Address**

SRA7-A4 – VBI Capture Start.....RW

- 31-27 Reserved** always reads 0
- 26-16 VBI Vertical Start**
- 15-11 Reserved** always reads 0
- 10-0 VBI Horizontal Start**

SRAB-A8 – VBI Capture End.....RW

- 31-27 Reserved** always reads 0
- 26-16 VBI Vertical End**
- 15-11 Reserved** always reads 0
- 10-0 VBI Horizontal End**

SRAF-AE – Capture Row Byte OffsetRW

- 15 Reserved** always reads 0
14 Capture Address Initial Control
13-0 Capture Row Byte

SRB1-B0 – Window 1 HSB ControlRW

- 15-10 Brightness**
9-5 Sin(Hue) * Saturation * 8 (bit-9 is the sign bit)
4-0 Cos(Hue) * Saturation * 8 (bit-4 is the sign bit)

Hue range is 0-360 degrees (default = 0)

Saturation range is 0-1.875 (default = 1)

SRB3-B2 – Window 2 HSB ControlRW

- 15-10 Brightness**
9-5 Sin(Hue) * Saturation * 8 (bit-9 is the sign bit)
4-0 Cos(Hue) * Saturation * 8 (bit-4 is the sign bit)

Hue range is 0-360 degrees (default = 0)

Saturation range is 0-1.875 (default = 1)

SRB6-B4 – Second Display Address SelectRW

- 23-20 Reserved** always reads 0
19-0 Second Display Address for Double Buffering
 Second display address for double buffering instead of capture address

SRB7 – Video Sharpness.....RW

- 7-0 Video Sharpness Factor**

SRBA-B8 – Second Capture Address SelectRW

- 23-20 Reserved** always reads 0
19-0 Second Capture Address for Double Buffering
 Second capture address for double buffering instead of display address

SRBC – Contrast Control.....RW

- 7-4 Window 2 Contrast**
3-0 Window 1 Contrast

SRBD – Dual View Mux Control RW

- 7-3 Reserved** always reads 0
2-0 CRT / TV View Multiplexing Control
 00x Color key 1 determines top window (1=W1)def
 010 Video window 1 overlay
 011 Video window 2 overlay
 10x Window key defines window 1 on top
 11x Window key defines window 2 on top

SRBE – Miscellaneous Control Bits..... RW

- 7 Planar Capture**
 0 Off default
 1 On
- 6-5 Capture Start Address W/R Control (CR98[19-0])**
 0x W/R Y address default
 10 W/R U address
 11 W/R V address
- 4 Video Engine Power Saving Mode**
 0 On default
 1 On
- 3 Reserved** always reads 0
- 2 Interpolation Bypass**
 0 Interpolation default
 1 Bypass
- 1 Window 2 HSCB Enable**
 0 Bypass default
 1 Enable
- 0 Window 1 HSCB Enable**
 0 Bypass default
 1 Enable

SRCE – Window 2 Live Video Control RW

- 7 Reserved** always reads 0
- 6 W2 Vertical Interpolation**
 0 Disable default
 1 Enable
- 5 Planar Mode X (Horizontal) Y/UV Ratio**
 0 2x default
 1 4x
- 4-3 Planar Mode Y (Vertical) Y/UV Ratio**
 00 2x (Yp420) default
 01 4x (Yp410)
 1x 1x (Yp422)
- 2-0 Window Mode** default = 000b
- | <u>Format</u> | <u>Interpolation</u> | <u>Line Buffers</u> |
|------------------|----------------------|---------------------|
| 000 YUV422 | H-V | (96+48) x 64 |
| 001 Planar | H-V | (96+48) x 64 |
| 01x YUV | FIFO H | 96 x 64 |
| 100 MPEG2 YUV422 | H-V | 2x(96+48)x64 |
| 101 MPEG2 Planar | H-V | 2x(96+48)x64 |
| 11x YUV422 | H-V (V-YUV) | 2x(96+48)x64 |
- For 1xx, only one h/w overlay window is supported

SRD1-D0 – Window 2 UV Row Byte OffsetRW

- 15-14 Reserved** always reads 0
13-0 W2 UV Plane Video Row Byte Offset (the bytes in a row)

SRD4-D2 – Window 2 U-Frame Start AddressRW

- 23-20 Reserved** always reads 0
19-0 W2 U-Frame Start Address

SRD7-D5 – Window 2 V-Frame Start AddressRW

- 23-20 Reserved** always reads 0
19-0 W2 V-Frame Start Address

SRD9-D8 – Digital TV Interface Control.....RW

(see also CRD0, VGA / Digital TV Sync Control)

- 15-14 Reserved** always reads 0
13 DIVS I/O Control
12 DTVI Signal Output Control, except DIVS (Vsync)
11 Dual View Clock Inversion Control
10 Dual View Clock Control for DTVI
9 DICLK Inversion Control
8 DIVS Inversion Control
7 DIHS Inversion Control
6-5 YUV Order Inversion Control
4, 1 Data Out Control
 - 00 VGA / Video Overlay Data
 - x1 TV Data
 - 10 Data Direct from Video Engine**3-0 HS / VS / CLK Control**
 - 0000 VGAHS, VGAVS, and PCLK
 - x100 VGAHS, VGAVS, and SPKTV
 - 1000 VGAHS, VGAVS, and PCLK x 2
 - xxx1 DVHS, DVVS, and LCDCLK
 - xx10 TVHS, TVVS, and TVCLK

SRDB-DA – Window 2 V-Count Status.....RO

- 15-0 W2 V Count Status**

SRDD-DC – Dual View Control.....RW

- 15-11 Reserved** always reads 0
10-9 Dual View Control - SHIF
 - 8 Dual View Control – G Window Enable
 - 7 Dual View Control – W2 Double Buffer Enable
 - 6 Dual View Control – W1 Double Buffer Enable
 - 5 Dual View Control – W2 Address Trans Enable
 - 4 Dual View Control – W1 Address Trans Enable
 - 3 Dual View Control – Digital TV Enable
 - 2 Dual View Control – Digital Video LUT Write
 - 1 Dual View Control – Digital Video LUT Read
 - 0 Dual View Control – Digital Video CRT

SRDF-DE – Window 1 V-Count StatusRO

- 15-13 Reserved** always reads 0
12 DVV Sync
11-0 W1 V Count Status

Extended Registers – VGA Graphics Controller Indexed
GRE – Old Source Segment Address.....RW

- 7-3 **Reserved** always reads 0
 2-1 **Source Segment Address Select** default = 0
 0 **Reserved** always reads 0

GRE – New Source Segment Address.....RW

- 7 **Reserved** always reads 0
 6-0 **Source Segment Address Select** default = 0
 Bit-1 is written inverted

GRF – Miscellaneous Extended Function Control RW

- 7 **Reserved** always reads 0
 6 **Character Clock Division Control Bit-1** (see bit-3)
 00 No division default
 01 Divide by 2
 10 Divide by 3
 11 -reserved-
 5 **Symmetric / Asymmetric DRAM Address**
 0 Symmetric default
 1 Asymmetric
 4 **Compressed Chain 4 Mode for CPU Path**
 0 Disable default
 1 Enable
 3 **Character Clock Division Control Bit-0** (see bit-6)
 2 **Alternate Bank & Clock Select**
 0 Disable 3D8, 3D9, and 3xB default
 1 Enable 3D8, 3D9, and 3xB
 1 **Compressed Chain 4 Mode Display Path**
 0 Disable default
 1 Enable
 0 **Source Segment Address Register Enable**
 0 Disable GRE default
 1 Enable GRE

All bits except 2 and 0 are write protected by SRE_New[7]

Power Management Registers

GR20 – Standby Timer Control.....RW

- 7 Timer Initialize & Enable**
 - 0 Enable Timer.....default
 - 1 Initialize and hold standby and DPMS timer
- 6-4 Timer Testing****RO**
- 3-0 Reserved** always reads 0

GR21 – Power Management Control 1.....RW

- 7 Power Management Pin Polarity**
 - 0 Active High.....default
 - 1 Active Low
- 6 PCI Power Management**
 - 0 Disabledefault
 - 1 Enable
- 5 Suspend Mode**
 - 0 Normal mode.....default
 - 1 Enter Suspend Mode
- 4 Suspend Input Pin**
 - 0 Disabledefault
 - 1 Enable
- 3 D3 to D0 Reset**
 - 0 Disabledefault
 - 1 Enable
- 2 Standby Input Pin**
 - 0 Disabledefault
 - 1 Enable
- 1 CLKRUN# Mechanism**
 - 0 Disabledefault
 - 1 Enable
- 0 Consistent Standby / Suspend**
 - 0 The bits in the PCI PM configuration registers will be OR'ed with bits 5 and 3 of this register for connection to the internal PM state machinedefault
 - 1 The bits in the PCI PM configuration registers will be the same as bits 5 and 3 of this register to allow software coherency

GR22 – Power Management Control 2.....RW

- 7 Timer Test Mode**
 - 0 Disable..... default
 - 1 Enable
- 6 Refresh Clock Select**
 - 0 Crystal input or external clock (XMCLK) provides refresh clock during suspend... default
 - 1 REFCLK is used as refresh clock during suspend for 64ms refresh (ignore “Suspend DRAM Refresh Mode” bits 5-4 below)
- 5-4 Suspend DRAM Refresh Mode**
 - 00 No refresh default
 - 01 Self refresh
 - 10 Crystal clock provides rate for 8ms refresh
 - 11 Crystal clock provides rate for 64ms refresh
- 3 Disable GPIO**
 - 0 Allow GPIO 7-0 pins to drive data in default
 - 1 Disable GPIO 7-0 pins (and their shared functions) from driving data. Tristates input buffers on pins so no power is consumed if GPIO pins are set to input mode.
- 2 Reserved** always reads 0
- 1 Hardware / Software Oscillator Select**
 - 0 Software controls oscillator off with bit-0 (prevents automatic oscillator shutdown without direct software control of the “Oscillator Disable” bit) def
 - 1 Hardware controls oscillator off (allow oscillator shutdown when power states are entered using hardware mechanisms)
- 0 Oscillator Disable**
 - 0 Enable normal function..... default
 - 1 Disable (oscillator off)

GR23 – Power StatusRW

- 7 Power Management Pin Polarity (see GR21[7])
6-5 Chip Power Status
 00 Ready
 01 Standby
 10 Suspend
 11 -reserved-
4 LCD Power Sequence Status
 0 LCD power sequencing is not occurring at this time
 1 LCD power sequencing is occurring at this time
3-2 Panel Power Sequencing
 00 Fast panel power sequencing.....default
 01 -reserved-
 10 -reserved-
 11 Slow panel power sequencing
1-0 DPMS Power Status
 00 On Mode (CRT interface is active and RAMDAC is full on).....default
 01 Standby Mode (Hsync disabled, Vsync active, DAC off, RAMDAC color palette lookup table (LUT) video data path is off but LUT I/O is allowed)
 10 Suspend Mode (Vsync disabled, Hsync active, RAMDAC is off but contents are retained)
 11 Off Mode (Hsync and Vsync disabled, DAC LUT is full off)

In hardware mode, these bits indicate the status of CRT Hsync and Vsync as well as the internal RAMDAC power state (the “off” mode state can be read only in CRT only mode). In software mode, these bits control the state of the CRT Hsync and Vsync signals but not the power state of the internal RAMDAC. In simultaneous display modes, the power state of the RAMDAC is not controlled by the DPMS Power State (bits 1-0), but by the Chip Power State (bits 6-5).

GR24 – Software Power Control.....RW

- 7 **VCLK**
 0 Disable
 1 Enable.....**default**
6 MCLK
 0 Disable
 1 Enable.....**default**
5 CPU & DRAM Data Bus
 0 Disable
 1 Enable.....**default**
4 Reservedalways reads 0
3 ENPBBLT (Panel and/or Backlight Enable) Control
Software Power Control
 0 Drive ENPBBLT Low.....**default**
 1 Drive ENPBBLT High
Hardware Power Control (timers, pin, register bit)
 0 ENPBBLT is active low.....**default**
 1 ENPBBLT is active high
2 Panel VDD
 0 Disable.....**default**
 1 Enable
1 Panel Interface Signals
 0 Disable.....**default**
 1 Enable
0 Panel VEE
 0 Disable.....**default**
 1 Enable

GR25 – Power Control Select.....RW

When any of bits 7-6 or 3-0 are set to 1, the corresponding power control bit reads back the logic state of the internal power management engine. For all bits below, 0 selects hardware power control and 1 selects software power control.

- 7 **Power Control for VCLK**def = 1
6 Power Control for MCLKdef = 1
5 Power Control for the Data Busdef = 1
4 Power Control for the RAMDACdef = 1
 The RAMDAC is software enabled in GR26[7-6]
3 Power Control for Panel Enable / Backlight def = 1
 (see GR24[3])
2 Power Control for Panel VDDdef = 1
1 Power Control for Panel Interface Signals .def = 1
0 Power Control for Panel VEEdef = 1

GR26 – DPMS Control.....RW
7-6 RAMDAC Internal Power Control

- 00 Normaldefault
- 01 DAC off (used in LCD only mode)
- 10 Standby (DAC off, LUT in low power mode, I/O allowed to LUT). May be used in LUT bypass mode.
- 11 Suspend (DAC off, LUT access disallowed but LUT contents are preserved)

5-4 Reserved always reads 0

3 DPMS Control

- 0 Software Control Mode: DPMS controlled by GR23[1-0] in simultaneous display and CRT-only modes (may be used to decouple the power modes of the CRT and LCD during simultaneous display)default
- 1 Hardware Control Mode: DPMS controlled by internal power states.

2-0 Reserved always reads 0

DPMS Control Modes
DPMS Software Control Mode

In simultaneous display mode, the software control mode can be used to control DPMS low power states independent of the chip power states. In CRT display mode, software mode gives total DPMS control to software. Pseudo-standby may be controlled by bits 7 and 6, as well as BLANK# timing.

DPMS Hardware Control Mode
Table 9. DPMS Sequence - Hardware Timer Mode

Power Level	DPMS Mode
High - Activity detected	On
Moderate - 16 min inactivity	Standby
Low - 32 min inactivity	Suspend
Lowest - 64 min inactivity	Off

DPMS hardware timer mode is defined as CRT only mode with the DPMS control mode bit set to hardware (bit 3 =1). Activity detection is set by register GR21[2:0]. Status is indicated in bits 1 and 0. The timer may be controlled by software from GR20[7].

Table 10. DPMS Sequence - Hardware Mode in Simultaneous Display Mode

Power Level	DPMS Mode
High - Chip on state	On
Moderate - Chip standby	Off
Low - Chip suspend	Off
Lowest - Chip off state	Off

In simultaneous display mode with hardware DPMS set, DPMS states are sequenced by the timer, pin, and register bits that control the chip power states.

GR28-27 – GPIO Control.....RW

- 15-8** **GPIO Direction 7-0**
 0 Readdefault
 1 Write
- 7-0** **GPIO Data 7-0** default = 0

GR2A – Suspend Pin TimerRW

- 7** **Motion Video Port Suspend**
 0 Disabledefault
 1 Enable
- 6-0** **Reserved** always reads 0

GR2C – Miscellaneous Pin Control.....RW

- 7** **Reserved** always reads 0
- 6** **Use PDINV pin as GPIO5**
 0 Disabledefault
 1 Enable
- 5-4** **Reserved** always reads 0
- 3** **Use INT# pin as PSTATUS**
 0 Disabledefault
 1 Enable
- 2** **Tristate P35-0, DE, SFCLK, LP, FLM**
 0 Tristatedefault
 1 Enable
- 1** **Tristate ENPVEE, ENPVDD, ENPBLLT**
 0 Tristatedefault
 1 Enable
- 0** **Reserved** always reads 0

GR2F – Miscellaneous Internal Control..... RW

- 7** **PCLK Control**
 0 VGA Compatible default
 1 PCLK equals VCLK
- 6** **Reserved** always reads 0
- 5** **Hsync Skew Control**
 0 One skew in graphics, two skew in text. default
 1 No skew
- 4-3** **Reserved** always reads 0
- 2** **Double Logical Line Width**
 0 Disable default
 1 Enable
- 1** **Text Mode Display FIFO Prefetch Cycles Select**
 0 Multiple of 8 default
 1 Multiple of 4
- 0** **Enable Display FIFO Threshold Control**
 0 Disable default
 1 Enable (can also be enabled by AR10[0])

Scratch Pad Registers

These registers are reserved for use by software.

GR5A – Scratch Pad 0**RW**

GR5B – Scratch Pad 1**RW**

GR5C – Scratch Pad 2**RW**

GR5D – Scratch Pad 3**RW**

GR5E – Scratch Pad 4**RW**

GR5F – Scratch Pad 5.....**RW**

Extended Registers – VGA CRT Controller Indexed

CRE – CRT Module Test.....	RW
7 Extended Memory Access Above 256KB	
0 Disable	default
1 Enable	
6 VGA Misc Output Register (3C2) Write Protect	
0 Writes to 3C2 Allowed.....	default
1 Write Protect 3C2	
5 CRT Start Address Bit-16	
4-3 Reserved	alwayts reads 0
2 Interlaced Mode	
0 Disable	default
1 Enable	
1-0 Reserved for Test (Do Not Program)	default = 0

CR19 – CRT Interlace Control.....
RW

7-0 Interlaced Vsync Adjust Value
--

CR1A – Arbitration Control 1
RW

7-0 Display Queue Kill Counter	default = 0
Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).	

CR1B – Arbitration Control 2.....
RW

7-0 High Priority Arbiter Kill Counter	default = 0
Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).	

CR1C – Arbitration Control 3
RW

7-0 Low Priority Arbiter Kill Counter	default = 0
Controls how many requests can be accepted by the arbiter before changing the owner to another agent (00 disables the counter).	

CR1F – Software ProgrammingRW

- 7-4 Reserved** always reads 0
3-0 Display Memory Size
 0011 1MB
 0111 2MB
 1111 4MB
 0100 8MB

All other codes are reserved

Memory size is automatically detected during system setup.

CR20 – Command FIFO.....RW

- 7-6 Reserved** always reads 0
5 Write Buffer
 0 Disable default
 1 Enable
4 16-Bit Planar Mode
 0 Disable default
 1 Enable
3-0 Reserved always reads 0

CR21 – Linear AddressingRW

- 7-6 Reserved** always reads 0
5 Linear Memory Access
 0 Disable default
 1 Enable
4-0 Reserved always reads 0

This register is write protected by SRE_New[7].

CR22 – CPU Latch Readback.....RO

- 7-0 Latched Data**
 Pointed to by GR4 (VGA Read Map Select Register)
)

CR24 – VGA Attribute State.....RO

- 7 VGA Attribute State**
 0 Index default
 1 Data
6-0 Reserved always reads 0

CR25 – RAMDAC Read/Write Timing.....RW

- 7 PCLK / P[7-0] BufferTristate Control**
 0 Enable default
 1 Disable
6-4 Reserved always reads 0
3-0 RAMDAC Read / Write Wait States.... def =1111b

CR27 – CRT High Order Start AddressRW

- 7 Vertical Total Bit-10** default = 0
6 Vertical Blanking Start Bit-10 default = 0
5 Vertical Retrace Start Bit-10 default = 0
4 Vertical Display Enable End Bit-10 default = 0
3 Line Compare Bit-10 default = 0
2-0 Start Address Bits 19-17 default = 0

CR29 – RAMDAC Mode RW

- 7 External DAC**
 0 Disable default
 1 Enable
6 Reserved always reads 0
5-4 CRTC Offset[9:8] for High or True Color Modes
3 GE I/O Decode
 0 Disable default
 1 Enable
2 RAMDAC
 0 External default
 1 Internal
1-0 RS[3-2] for RAMDAC (if register access definition is selected)
This register is write protected by SRE_New[7]

CR2A – Interface Select.....RW

- 7 Reserved** always reads 0
6 Internal Data Path Width
 0 8/16-bit default
 1 32-bit
5 Reserved always reads 1
4 Power Down Mode Using ROMCS#
 0 Enable default
 1 Disable
3-0 Reserved always reads 0
This register is write protected by SRE_New[7]

CR2B – Horizontal Parameter Overflow.....RW

- 7-5 **Reserved** always reads 0
 4 **Horizontal Blank Start Bit-8** default = 0
 3 **Horizontal Retrace Start Bit-8** default = 0
 2 **Horizontal Interlace Parameter Bit-8** ... default = 0
 1 **Horizontal Display Enable Bit-8** default = 0
 0 **Horizontal Total Bit-8** default = 0

CR2D – GE Timing Control.....RW

- 7-5 **Reserved** always reads 0
 4-3 **GE Sample Clock Delay Selection** default = 0
 2-0 **GE Frame Buffer Read Delay Cycles**.... default = 0

CR2F – Performance TuningRW

- 7 **Reserved** always reads 0
 6 **DRAM Refresh Cycle Control Bit-1**
 (Bit-0 is CR11[6])
 00 3 refresh cycles per horizontal line
 01 5 refresh cycles per horizontal line
 10 1 refresh cycles per horizontal line
 11 2 refresh cycles per horizontal line
 5 **Blank TimingSelect**
 0 Normal blank.....default
 1 Blank is the inverse of display enable
 4 **Display FIFO Depth Control**
 0 32 deepdefault
 1 8 deep
 3-2 **Memory Read Ready Control**
 00 -reserved.....default
 01 Fast read cycle (same as 10)
 10 Fast read cycle (same as 01)
 11 Normal read cycle
 1 **Clock Source**
 0 VCLK2
 1 VCLK1default
 0 **Pin Scan (Test Only)** default = 1

CR35-34 – Graphics Engine I/O Linear Address Base . RW

- 15-0 **Graphics Engine Linear Address Base**...default = 0

CR36 – Graphics Engine / Video Engine Control..... RW

- 7 **Graphics Engine**
 0 Disable..... default
 1 Enable
 6 **PCI Video Minifier**
 0 Bypass default
 1 Go through minifier
 5 **Video Aperture**
 0 Disable..... default
 1 Enable
 4 **Graphics Engine Software Reset**
 Writing a one to this bit resets the graphics engine
 3 **Graphics Engine I/O**
 0 Disable..... default
 1 Enable
 2 **String Write**
 0 Disable..... default
 1 Enable
 1-0 **Graphics Engine Register Mapping**
 00 I/O mapped at 21xxh default
 01 Memory mapped at B7Fxxh
 10 Memory mapped at BFFxxh
 11 Memory mapped using the GE base register

CR37 – I²C / SMB ControlRW

- 7 **SMBCLK Buffer is Open Drain**..... always reads 1
 6 **I²C SMBCLK Status**RO
 5-4 **Reserved** always reads 0
 3 **I²C Operation**
 0 Read default
 1 Write
 2 **Reserved** always reads 0
 1 **I²C SMBCLK Signal**
 0 Low
 1 High default
 0 **I²C SMBDAT Signal**
 0 Low default
 1 High

CR38 – Pixel Bus ModeRW

7-6 Reserved always reads 0
5 Packed 24-Bit True-Color Mode	
0 Disable default
1 Enable	
4 Standard VGA Mode in 64-Bit Configuration	
0 Disable default
1 Enable	
3 True Color Mode	
0 Disable default
1 Enable	
2 High Color Mode	
0 Disable default
1 Enable	
1 Reserved always reads 0
0 16-Bit Pixel Bus	
0 Disable default
1 Enable	

This register is protected by SRE_New[7]

CR39 – PCI Interface ControlRW

7 Pixel Data Format	
0 Little Endian default
1 Big Endian	
6-5 Memory Data with Big Endian Format	
00 Pass Through (PT) default
01 Word Swap (WS)	
10 Half Swap (HS)	
11 Full Swap (FS)	
4-3 BE[3-0]# With Big Endian Format	
00 Pass Through (PT) default
01 Word Swap (WS)	
10 Half Swap (HS)	
11 Full Swap (FS)	
2 PCI Burst Write	
0 Disable default
1 Enable	
1 PCI Burst Read	
0 Disable default
1 Enable	
0 MMIO Control.....default set from Inverted MA??	
0 Disable	
1 Enable (64KB VGA I/O space can be memory mapped within the 4GB memory space)	

This register is protected by SRE_New[7]

CR3A – Physical Address Control RW

7 Reserved always reads 0
6 AGP / PCI Select	
0 PCI default
1 AGP	
5 Both IO	
0 Disable default
1 Enable	
4 Memory Address Linearization	
0 Disable default
1 Enable	
3 Reserved always reads 0
2 AGP Software Reset	
0 Normal default
1 Reset	
1 PCI Configuration Subsystem ID Write	
0 Disable default
1 Enable	
0 Enhanced Register I/O Scheme	
0 Disable default
1 Enable	

CR3B – Clock and Tuning RW

7 Observe Clock Source	
0 VCLK1 default
1 VCLK2	
6-4 Clock Source Mode Select	
0xx Internal Clock Chip	
000 V/MCLK test mode, observe MCLK	
001 V/MCLK test mode, observe VCLK1	
010 V/MCLK test mode, observe VCLK2	
011 Normal operation	
1xx External Clock Chip	
Bit 6 default is set from MA?? inverted	
Bits 5-4 default to 00	
3 Clock Control	
0 When bits 6-4 = 00x, clock is normal.... default	
1 When bits 6-4 = 00x, clock is divided by 2	
2-1 Reserved always reads 0
0 Vertical Retrace Memory Refresh	
0 Disable	
1 Enable default

This register is protected by SRE_New[7]

CR3C – Miscellaneous Control RW

7-3 Same Definition as GRF[7-3] default = 0
2 Reserved always reads 0
1 Same Definition as GRF[1] default = 0
0 Mode Select 1 default = 0
0 This register has no function..... default	
The original GRF[7-0] bits are used	
1 GRF[7-3, 1] accessed via this register only	
GRF[2, 0] accessed at original register only	
Original GRF[3] is R/W but has no function	

This register is protected by SRE_New[7]

Hardware Cursor Registers

The MVP4 supports a Windows® compatible hardware cursor. The hardware cursor operates only in extended planar and packed pixel modes. The cursor size can be selected between 32x32 and 64x64. Two 2-bits-per-pixel images define the cursor shape. The table below shows how these two bits operate on each pixel. The hardware cursor pattern is stored in off-screen memory.

Table 11. Hardware Cursor Pixel Operation

Plane 0 (AND)	Plane 1 (XOR)	Pixel Operation (Windows®)	Pixel Operation (X11)
1	0	Transparent	Cursor BG Color
1	1	VGA Data Inversion	Cursor FG Color
0	1	Cursor FG Color	Transparent
0	0	Cursor BG Color	Transparent

CR43-40 – Hardware Cursor PositionRW

- 31-28 Reserved** always reads 0
- 27-16 Hardware Cursor Position Y Dimension**
- 15-12 Reserved** always reads 0
- 11-0 Hardware Cursor Position X Dimension**

CR45-44 – Hardware Cursor Pattern LocationRW

- 15-12 Reserved** always reads 0
- 11-0 Hardware Cursor Map Mask Storage Location**
1KB aligned in the frame buffer

CR47-46 – Hardware Cursor Offset.....RW

- 15 Reserved** always reads 0
- 14-8 Hardware Cursor Position Y-Offset**
- 7 Reserved** always reads 0
- 6-0 Hardware Cursor Position X-Offset**

CR4F-48 – Hardware Cursor Color.....RW

- 63-56 Reserved** always reads 0
- 55-32 Hardware Cursor Background Color**
- 31-24 Reserved** always reads 0
- 23-0 Hardware Cursor Foreground Color**

CR50 – Hardware Cursor Control RW

- 7 Hardware Cursor Enable**
 - 0 Disable** default
 - 1 Enable**
- 6 Hardware Cursor Mode**
 - 0 MS Windows™ Compatible** default
 - 1 X11 Compatible**
- 5 Hardware Cursor Color Control 3**
 - 0 Disable** default
 - 1 Enable**
- 4 Hardware Cursor Color Control 2**
 - 0 Disable** default
 - 1 Enable**
- 3-2 Reserved** always reads 0
- 1-0 Hardware Cursor Size**
 - 00 128x128** default
 - 01 64x64**
 - 10 32x32**
 - 11 -reserved-**

Additional CRTC Extended Registers

CR51 – Bus Grant Termination Control.....RW

7-0 Bus Grant Termination Position

This register is active if CR52[6] = 1

CR52 – Shared Frame Buffer ControlRW

7, 5 Shared Frame Buffer (SFB)

- 00 Disabledefault
- 01 Enable SFB slave mode 1 (8ma I/O buffer)
- 10 Enable SFB master mode
- 11 Enable SFB slave mode 2 (16ma I/O buffer)

6 Bus Grant Termination Position Control

- 0 Disabledefault
- 1 Enable

4 Reserved always reads 0

3-0 Bus Grant Low Pulse (MCLKs)def = 0010b

CR55 – PCI Retry ControlRW

7 PCI Retry in Memory Write Command

- 0 Disabledefault
- 1 Enable

6 PCI Retry in Memory Read Command

- 0 Disabledefault
- 1 Enable

5-0 Number of PCICLKs * 2 for STOP#..... def = 0Fh

Number of PCICLKs, multiplied by 2, for generating STOP# during the first data phase

CR56 – Display Pre-end Fetch Control.....RW

7-2 Reserved always reads 0

1 Display Queue Pre-end Fetch

- 0 Disabledefault
- 1 Enable

0 Display Queue Pre-end Fetch Parameter Bit-8

Used with CR57 default = 0

CR57 – Display Pre-end Fetch ParameterRW

7-0 Display Queue Pre-end Fetch Parameter Bit-8

Used with CR56[0]default n/a

CR5E – Capture / ZV Port Control RW

7 Capture Idle RO

6 Capture Command Port

- 0 Disable default
- 1 Enable new command port (2203-2200h)

5-3 Reserved always reads 0

2 PCI I/O Write Retry

- 0 Disable default
- 1 Enable

1 PCI I/O Read Retry

- 0 Disable default
- 1 Enable

0 Capture Interface

- 0 Disable default
- 1 Enable

This bit is protected by SRE_New[7]

CR5F – Test Control RW

7 Internal Control Test Output

- 0 Normal default
- 1 Internal control signals are output to P15-0
- P15 GEREQ
- P14 GEBUSY
- P13 CMDIN
- P12 GEWAIT
- P11 CMATCH
- P10 KGECCYC
- P9 WBMT
- P8 GERTRY
- P7 BLANKTV
- P6 WRSTY
- P5 WRSTU
- P4 WRSTV
- P3 WRST1
- P2 Y0EN
- P1 UEN
- P0 YUVEN

6 Capture Input Interrupt Polarity Select

- 0 Normal default
- 1 Test data is output to pixel bus P15-0

5-1 Reserved always reads 0

0 Stop DISPQ REQ Test

- 0 Normal default
- 1 Stop DISPQ REQ

CR62 – Enhancement 0.....RW	
7	Pause GE Operation (GEPause)
0	Normal GE Operationdefault
1	Pause GE Operation
6	PCI Retry for GE (ENGERTRY)
0	Disabledefault
1	Enable
5	Short Command (ENSHRT)
0	Disabledefault
1	Enable
4	Direct Read Even if GE is Busy (ENDIRRD)
0	Disabledefault
1	Enable
3	Reserved always reads 0
2	Low Priority Arbitration Policy
0	Fixed Priority
1	Round Robindefault
1	High Priority Arbitration Policy
0	Fixed Prioritydefault
1	Round Robin
0	Frame Buffer Memory Size Select
0	8MBdefault
1	4MB

CR63 – Enhancement 1..... RW	
7-6	Reserved always reads 0
5-4	Memory Folding Control
00	Normal default
01	FOLD6
10	FOLD7
11	-reserved-
3-2	Reserved always reads 0
1-0	Extended FIFO Latency Control (LATV[5-4])
	Combined with CR30

CR64 – DPA Extra RW	
7	DPA On/Off
0	On default
1	Off
6	DPA Bypass
0	Normal default
1	Bypass
5-3	Reference Feedback Clock Delay
	Maximum 2ns default = 0
2-0	Reference Internal Clock Delay
	Maximum 2ns default = 0

Video Display and Capture Engine Registers

The MVP4 integrates video display and capture engines, which support YUV 4:2:2, YUV12 (planar) or YUV 4:1:1 data formats to accelerate software playback and video capture functions. Video images can be captured through a special video capture port or the PCI bus. Dual apertures on the PCI bus enable graphics and video data to be transported simultaneously without any software involvement. The video image can be smoothed through a programmable multi-tap filter to reduce the jig-jag effect after minification. The video data can be minified to save bus bandwidth or memory space and written into offscreen memory. The video display engine fetches YUV 4:2:2 or planar video data from offscreen memory and can be scaled up with linear interpolation in both X and Y directions. The video data stream is converted into a True Color RGB24 data stream and multiplexed with the graphics data. Two live video windows can be supported. The graphics data and video data can be handled smoothly in different color depths with color key support. A hardware anti-tear mechanism prevents the tearing effect due to frame buffer update and eases the burden of software to flip the page. Since the hardware synchronizes the capture or PCI video address pointer with the playback VSYNC, the built-in algorithm ensures the playback frame buffer is free from the frame update. For the parameters defined here, refer to the following figures.

Note that W1' is defined for the anti-tearing function. W1 is the first live video storage area and W2 is the second live video storage area. W1 could be in either packed pixel or planar format, while W2 can only be packed pixel mode. If W1 is in packed pixel mode, then W1-U and W1-V are not

used. If W1 is in planar mode, then W1-Y is the first live video Y-component storage area, and W1-U (V) is the first live video U (V) -component storage area. In the following register definitions, a register with W1 (W2) indicates that this parameter is applicable to the first (second) live video window only.





Figure 7. Frame Buffer Parameters



1: CR92-CR91, 2: 3X58E-CR8D, 3: CR8B-CR8A, 4: CR87-CR86, 5: CR89-CR88, 6: CR8D-CR8C, 7: SR90-SR8F, 8: SR94-SR93

Figure 8. Live Video Display Parameters

CR81-80 – Window 1 Horizontal Scaling FactorRW

- 15 Horizontal Minify / Zoom Enable**
- 0 Horizontal Zoom Enabledefault
 - 1 Horizontal Minify Enable

Minify Enabled:

- 14-13 Tap 1**
- 12-10 Horizontal Minify Integer** (Inverter), Hsrc/Hdst – 1
- 9-0 Horizontal Minify Factor,** (Hdst/Hsrc) * 1024

Zoom Enabled:

- 13-0 Horizontal Zoom Factor,** (Hdst/(Hsrc-2)-1) * 1024

CR83-82 – Window 1 Vertical Scaling FactorRW

- 15 Vertical Minify / Zoom Enable**
- 0 Vertical Zoom Enabledefault
 - 1 Vertical Minify Enable

14 Vertical Filtering

- 0 Disabledefault
- 1 Enable

- 13-10 Reserved** always reads 0
- 9-0 Vertical Minify / Zoom Factor** (Vdst/Vsrc) * 1024

CR89-86 – Window 1 Video Window Start.....RW

- 31-28 Reserved** always reads 0
- 27-16 Video Window Vertical Start**
In pixel delays from the edge of VSYNC
- 15-12 Reserved** always reads 0
- 11-0 Video Window Horontal Start**
In pixel delays from the rising edge of HSYNC

CR8D-8A – Video Window EndRW

- 31-28 Reserved** always reads 0
- 27-16 Video Window Vertical End**
In pixel delays from the edge of VSYNC
- 15-12 Reserved** always reads 0
- 11-0 Video Window Horontal End**
In pixel delays from the rising edge of HSYNC

CR8F-8E – Video Display Engine Flags	RW
15 Planar Capture Mode	
0 Planar 420 Capture	default
1 Planar 422 Capture	
14 VSYNC Test / Graphics Engine Reset	
0 Disable	default
1 Enable	
13 Edge Recovery Algorithm Control	
0 Disable	default
1 Enable	
12 Window 1 Vertical Interpolation	
0 Disable	default
1 Enable	
11 Window 1 Horizontal Interpolation	
0 Disable	default
1 Enable	
10 CSC / Bypass Select	
0 CSC	default
1 Bypass	
9 Line Toggle for Line Buffer	
0 Normal	default
1 Toggle (Reversed)	
8 Reserved	always reads 0
7-5 Window 1 HDEO Delay Adjust	default = 4
4 Video Window 1	
0 Disable	default
1 Enable	
3 CCIR-/DTV Input Video Data Control	
0 CCIR Format	default
1 DTV Format	
2-1 W1 / W2 Line Buffer Page Break Level Control	
00 8 levels	default
01 16 levels	
1x 32 levels	
0 Video Window 2	
0 Disable	default
1 Enable	

CR91-90 – Window 1 / W1-Y Row Byte Offset.....RW

15-14 Reserved	always reads 0
13-0 Video Row Byte Offset	Programmed with the number of bytes in a row

CR94-92 – Window 1 / W1-Y Video Start Address.....RW

23-21 Reserved	always reads 0
20 Used with CR97 bit-7	
19-0 Video Start Address (in bytes)	

CR95 – Video Window Line Buffer Threshold RW

7 Line Buffer Level Bit-8 (used with CR96)	
6-0 W1 / W2 Line Buffer Request Threshold Value	When the line buffer is less than this value, a memory request will be issued. The value programmed in this register must be less than the line buffer level (see bit-7 and CR96).

CR96 – Window 1 / W1-Y Line Buffer Level Control .. RW

7-0 Line Buffer Levels (bit-8 is in CR95[7])	
RGB8: (pixel # + 2) / 8 rounded up	
YUV 4:2:2: (Pixel # + 2) / 4 rounded up	For W1-U or W1-V, the level is this value divided by 4 or 16, depending on the panar format (YUV12 or YUV9)

CR97 – Video Display Engine Flags.....RW

7 Start Address Reload Control	
0 CR94[4]=0 address can be reloaded any time	
1 CR94[4]=0 only reloaded during Vsync	
x CR94[4]=1 address not reloaded	
6 Video Start Reference Select	
0 HSYNC / VSYNC	default
1 Use fixed signals (fixed relationship with HDE and VDE) as video start reference	
5 Address Point Invert	
0 Normal	default
1 Invert	
4 Odd / Even Invert (Anti-tearing)	
0 Normal	default
1 Invert	
3 Playback Test Mode Select (RGB Data Select)	
2 Playback Test Mode	
0 Disable	default
1 Enable	
1 Anti-tearing Sync Select	
0 VGA Vsync	default
1 Playback Vsync	
0 Anti-tearing	
0 Disable	default
1 Enable	
This bit is automatically disabled if there is only one video stream and dual live video mode is enabled. In this mode, the even field is used for one live video stream and the odd field is used for the other live video stream.	

CR9A-98 – Capture Video Start Address.....RW

23-20 Reserved	always reads 0
19-0 Capture Video Start Address	Controlled by SRBE (3C5 index BE).

CR9B – Video Display Status.....RWC

7	Capture Interrupt	
0	Disable	default
1	Enable	
6	Capture Interrupt Clear	Write 1 to Clear
5	VGA Vertical Blank	RO
4	Capture Interrupt Status	RO
3	Display Double Buffer Status	RO
2	VDQ (Capture FIFO) Empty	RO
1	Capture VSYNC Status	RO
0	Capture Video Display Enable (VDE) Status	RO

CR9C – Capture Control 1.....RW

7-6	Frame Capture Control	
00	Interlace Capture.....	default
01	Even/odd 60fps capture	
10	Even field 30fps capture	
11	Odd field 30fps capture	
5	External HDE Select	
0	Use Internal HDE	default
1	Use External HDE	
4	Capture Enable	
0	Disable.....	default
1	Enable	
3	Genlock Enable	
0	Disable.....	default
1	Enable	
2	Motion Effect Algorithm	
0	Skip 2 lines	default
1	Skip 1 line	
1	Capture Hsync Polarity	
0	Normal.....	default
1	Invert	
0	Capture Vsync Polarity	
0	Normal.....	default
1	Invert	

CR9D – Capture Control 2.....RW

- 7 Capture DTV / CCIR Format Select
 0 CCIRdefault
 1 DTV
- 6-4 Horizontal Filter Tap**
 0xx Bypassdefault
 100 2 Tap
 101 3Tap
 110 5 Tap
 111 9 Tap
- 3 UV Swap**
 0 Normaldefault
 1 Swap
- 2 YUV Swap**
 0 Normaldefault
 1 Swap
- 1 Philips 9051 Format Select**
 0 Normaldefault
 1 UV9051 Format
- 0 TV 8-Bit Control**
 0 16-bit capture inputdefault
 1 8-bit capture input

CR9E – Capture Control 3.....RW

- 7-6 Capture Input Data Mode**
 00 YUV 4:2:2default
 01 YUV 4:1:1
 10 RGB 565
 11 -reserved-
- 5 CGS Clock Double**
 0 Normaldefault
 1 Double
- 4 Capture Clock Polarity**
 0 Normaldefault
 1 Invert
- 3-2 Capture Clock Delay Select**
 00 No delaydefault
 01 3 ns
 10 6 ns
 11 9 ns
- 1 Hsync Delay**
 0 Normaldefault
 1 Delay
- 0 PCI Frame Start and Busy**
 0 PCI Video Not Busydefault
 1 PCI Video Busy

CR9F – Capture Control 4RW

- 7-6 Capture Interrupt Source**
 00 Capture vsyncdefault
 01 Capture even field
 10 Capture odd field
 11 Capture blank
- 5 IBM MPEG2 Mode Enable**
 0 Normaldefault
 1 IBM MPEG2 Mode
- 4 Production Test Mode for Capture**
 0 Normaldefault
 1 For test purposes, the ESYNC# pin is used instead of capture Vsync and EDCLK# is used instead of external CLK
- 3-1 Capture Clock Divide Factor Select**
 Capture clock divide factor when the internal pixel clock is source:
 000 Divide by 1default
 001 Divide by 2
 010 Divide by 3
 011 Divide by 4
 100 Divide by 5
 101 Divide by 6
 110 Select 14.318 MHz Clock
 111 Select 28.636 MHz Clock
- 0 Capture Clock Select**
 0 Use external capture clockdefault
 1 Use internal pixel clock divided by the factor above

CRA1-A0 – Capture Vertical Total.....RW	
15-11 Reserved	always reads 0
10-0 Capture Vertical Total	
CRA3-A2 – Capture Horizontal TotalRW	
15-9 Reserved	always reads 0
8-0 Capture Horizontal Total	
CRA5-A4 – Capture Vertical StartRW	
15-11 Reserved	always reads 0
10-0 Capture Vertical Start	
CRA7-A6 – Capture Vertical EndRW	
15-11 Reserved	always reads 0
10-0 Capture Vertical End	
CRA9-A8 – Capture Horizontal Start.....RW	
15-10 Reserved	always reads 0
9-0 Capture Horizontal Start	
CRAB-AA – Capture Horizontal End.....RW	
15-10 Reserved	always reads 0
9-0 Capture Horizontal End	

CRAC – Capture Vertical Sync Pulse WidthRW	
7-4 Reserved	always reads 0
3-0 Capture Vertical Sync Pulse Width	
CRAD – Capture Horizontal Sync Pulse Width.....RW	
7-6 Reserved	always reads 0
5-0 Capture Horizontal Sync Pulse Width	

CRAE – Capture CRTC ControlRW	
7 Time Base	
0 One Time Base	default
1 Two Time Base	
6 Frame Reset	
0 Field reset	default
1 Frame reset	
5 Capture Clock Divide by 2	
0 Select original capture clock	default
1 Select inverted capture clock before divide by two	
4 Odd / Even Field Invert	
0 Normal	default
1 Invert	
3 CRTC Hsync Load	
0 Enable	default
1 Disable	
2 CRTC Vsync Load	
0 Enable	default
1 Disable	
1 CRTC Horizontal Reset	
0 Enable	default
1 Disable	
0 CRTC Vertical Reset	
0 Enable	default
1 Disable	
CRAF – Capture CRTC ControlRW	
7 Video Exist Select	
0 Video exist capture	default
1 Always capture	
6 Capture Sync and Direct	
0 Input	default
1 Output	
5 Reserved	always reads 0
4 Capture CRTC Input Clock Mode	
0 Normal	default
1 Clock divided by 2 when in 8-bit pixel bus mode	
3 External CRTC Input Clock Mode	
0 Clock devide by 1	default
1 Clock devide by 2	
2 External Pixel Clock Mode	
0 Clock devide by 1	default
1 Clock devide by 2	
1 CRTC Mode	
0 Targa Mode	default
1 XPCV Mode	
0 MPEG2 Vsync Select	
0 Original Vsync	default
1 Field ID	

CRB1-B0 – Capture Horizontal Minify Factor.....RW

- 15 Reserved always reads 0
 14-10 Planar Capture FIFO Level (for both U and V)
 9-0 Capture Horizontal Minify Factor

CRB3-B2 – Capture Vertical Minify Factor.....RW

- 15 Reserved always reads 0
 14-10 Planar Capture FIFO Threshold (for both U & V)
 9-0 Capture Vertical Minify Factor

CRB5-B4 – DST Pixel Width Count.....RW

- 15-12 Reserved always reads 0
 11-0 DST Pixel Width Count

CRB7-B6 – DST Pixel Height Count.....RW

- 15-11 Reserved always reads 0
 10-0 DST Pixel Height Count

CRB8 – Capture FIFO Control 1RW

- 7-6 Capture FIFO Page Break
 00 8 level default
 01 16 level
 1x 32 level
- 5 Interlace Double Buffering
 0 Disable default
 1 Enable
- 4-0 Capture FIFO Level Control
 0 Targa Mode default
 1 XPCV Mode

CRB9 – Capture FIFO Control 2RW

- 7 ENNENZOOM
- 6 Planar 422 Display
 0 Disable default
 1 Enable
- 5 Planar Mode Window Indicator
 Indicate which window is in planar mode
- 4-0 Capture FIFO Request Threshold Control
 0 Targa Mode default
 1 XPCV Mode

CRBB-BA – Chromakey Comp Data 0 LowRW

- 15-0 Chromakey Compare Data 0 (Lower Threshold

CRBD-BC – Chromakey Comp Data 0 HighRW

- 15-0 Chromakey Compare Data 0 (Higher Threshold

CRBE – Capture ControlRW

- 7-6 Reserved always reads 0
- 5 Video WBUF Status RO
 0 Empty default
 1 Not empty
- 4 Second Aperture Direct Access (bypass video capture)
- 3 Interpolation Control
- 2 Video Engine Clock Enable
 0 Off default
 1 On
- 1 Flicker-Free Function
 0 Disable default
 1 Flicker-free when input is in interlace mode
- 0 Reserved always reads 0

CRBF – Display Engine Flags 4RW

- 7 Video Line Buffer Read Reset Select default = 0
- 6-4 Window 2 Video Data Format
 000 YUV 422 default
 001 -reserved-
 010 RGB 16
 011 -reserved-
 1xx -reserved-
- 3 Interpolation Bypass 1 default = 0
- 2-0 Window 1 Video Data Format
 000 YUV 422 default
 001 -reserved-
 010 RGB 16
 011 -reserved-
 1xx -reserved-

Digital TV Control Registers

CRD3-D0 – VGA / Digital TV Sync Control 1.....RW	
31-27 Reserved always reads 0
26-16 Vertical Data Load	
15 VGA Slave Mode for DTV	
0 Disable default
1 Enable	
14 H/V Data Load	
0 Disable default
1 Enable	
13 Digital Hsync Direction	
0 Input default
1 Output	
12-9 Reserved always reads 0
8-0 Horizontal Data Load	

(see also CRD8, Digital TV Interface Control)

Extended Registers – CRTC Shadow

Read/Write of Shadow registers is controlled by extended register GR30[6] (port 3CE/3CF index 30h). If GR30[6]=1, read/write operations to CRTC indices 0, 3-7, 10-11, and 16 are performed to the shadow registers instead of to the normal registers. Bit definitions for these registers are identical to the standard CRTC register set.

CR00 – Shadow Horizontal Total	RW
CR03 – Shadow Horizontal Blank End	RW
CR04 – Shadow Horizontal Retrace Start.....	RW
CR05 – Shadow Horizontal Retrace End	RW
CR06 – Shadow Vertical Total.....	RW
CR07 – Shadow Overflow.....	RW
CR10 – Shadow Vertical Retrace Start	RW
CR11 – Shadow Vertical Retrace End	RW
CR16 – Shadow Vertical Blanking End.....	RW

3D Graphics Engine Registers

This section describes how to program the MVP4 graphics engine for different operations. When the Setup Engine is to be used, the following steps should be taken to perform the drawing functions:

- Software sets up the drawing environment.
- Software issues a drawing command.
- Software continuously sends triangles to Setup engine.
- Software sends a triangle with last flag set or a null triangle to Setup engine to signal end of operation.

Operational Concept

From a programmer's point of view, operations that can be applied to the MVP4 fall into the following categories:

- Reset: This operation resets the GE to default status.
- Status: This operation returns the GE status.
- Drawing Environment: The operations set environment for drawing.
- Frame Buffer Control: The operations set control for the frame buffer.
- Drawing: Draw an object.
- Geometry Primitives: Describe a geometry primitive.

Drawing Environment defines a set of conditions that decide the operations to be applied to each pixel. Drawing Environment operations are straight-forward. There is a group of registers that defines the drawing environment. By directly setting these registers, a program can control the drawing environment.

Frame Buffer Control decides how to access the frame buffer. Like the Drawing Environment, there is a group of registers that define the frame buffer access. By directly setting these registers, a program can control frame buffer access.

Drawing

Bitblt - Frame Buffer to Frame Buffer

Blt operation may involve a pattern. If it does, and the pattern is stored in the frame buffer, the pattern parameters (P1, P2, P3) must also be set. The following registers must be set to provide the source and destination rectangles of blt: Ps1, Pd1, Ps2, and Pd2. These registers can be set in any order. If a register is set several times, only the last one is effective. After all the registers are set, the program starts blting by writing a blt command to Command Register.

Bitblt - CPU to Frame Buffer

The operation for blting from the CPU is similar to the blting from the frame buffer except that Ps1 and Ps2 are not needed and the data from the CPU must immediately follow the setting of the Command Register.

For all commands that require data from the CPU, the command and data are considered atomic; i.e., the data should follow the command immediately and no other command or parameter can be placed in between. The data can be written to Data Register III and IV. Alternatively, it can be written to a memory-mapped space designated by MVP4 apertures. The same rule applies to drawing text from the CPU to the frame buffer.


Text

Text glyph can be from the CPU or the frame buffer. When the glyph is from the CPU, the registers to be set are Pd1 and Pd2 for text location. When the glyph is stored in the frame buffer, the registers to be set are Ps1, Ps2, Pd1, and Pd2 to provide both the glyph and text locations. These registers can be set in any order. If a register is set several times, only the last one is effective. After all the registers are set, the program starts blting by writing a text command to Command Register.

The major difference between text and Blt is that a text source data is 8-bit aligned while the bitblt is 64-bit aligned. That is, for text, each new line starts at the byte boundary, while for a bitblt, at the 64-bit boundary.

A Note on CPU as the Source of Operation

Any operation that uses the CPU as the source of operation (such as the Blt shown in section x) requires the host CPU to feed data into data registers III and IV (BA+56 and 60). Since the MVP4 is using the 64-bit internal data path, any data (32-bit) from the CPU will be packed into 64-bit before use. Therefore, there are two registers for the CPU to write. These two registers are arranged as shown in the following diagram.



Writing to Data Register IV triggers data in both registers to be sent to the engine for processing. However, the hardware may expose the two registers as a mapped space to save software from toggling between the two registers.

Geometry Primitive

To draw a geometry primitive, the host must issue a drawing command by writing to the Command Register first and then set up the geometry as described in later in this document.

Geometry Primitives

The MVP4 supports the following geometry primitives: line, and polygon. Each geometry primitive can be further modified for 3D, shading, and texture mapping. A different mechanism, called sequential loading, performs the geometry primitive set up operation.

Loading Mechanism

There are two ways to set up a geometry primitive, random loading and sequential loading. Like the random access, the order is not important in random loading, but the address is. Writing to a certain address in the register space causes a certain pre-determined action. On the other hand, like sequential access, the order decides the data semantics in sequential loading. The MVP4 uses sequential loading in the Rasterization Engine and the Setup Engine.

In the MVP4, parameters don't have to be the fixed addresses. MVP4 parameters are treated as a data stream and interpreted based on the type of primitive. Parameters must be set in a stream as follows:

Stream Bytes	0	4	4+P1	4+P2	4+Pn
Data	Stream Head	Parameter 1	Parameter 2	Parameter 3	Parameter n+1

P1 is the number of bytes for parameter 1, P2-P1 for parameter 2, etc.

For the Rasterization Engine, there are 9 kinds of parameters: Bresenham Edge, DDA Edge, Z, Texture, Perspective, Color, Specular/fog Start, Specular, and Fog. Parameters must appear in the following order:

Edge(Major), Texture, Perspective, Color, Specular/fog Start, Specular, Fog, Z, Edge(Minor)

There are two kinds of edges and only one kind can appear in a parameter stream. Bresenham Edge can only appear in 2D primitives (without values for iterators).

For the Setup Engine, there is only one kind of parameter: vertex. However, each primitive could have one or three vertices. The size of each vertex is variable depending on triangle attribute.

Only polygon and line primitives can use this sequential loading feature. In the following sections, each primitive is addressed in detail.

Polygon

General polygons can only be drawn by directly using the Rasterization Engine. In the MVP4, all polygons must be Y-monolithic, meaning, when walking from the vertex with minimal Y to the vertex with maximum Y, the Y coordinates of the vertices are monolithically increased. A polygon is drawn by drawing a series of segments:

Sequence	Content
0	Drawing Command (Polygon)
1	Full Polygon Segment
2	Polygon Segment (Full or Partial)
3	Polygon Segment (Full or Partial)
....
n	Polygon Segment (Full or Partial) or a Null Primitive


A partial segment consists of only one primitive type and one minor edge parameter. A full segment consists of one primitive type, edge parameter(s), and interpolation parameters (Z, color, texture, etc.). The rule is whenever a new major edge is in the segment a full segment must be used, otherwise a partial segment has to be used.

Most bit fields in primitive type define the data to be loaded to Rasterization Engine. If the “Re-load” bit is set, they also define the data set to be passed to Pixel Engine. The primitive type of the first and only the first segment must have the “Re-load” bit set to signal Rasterization Engine the data set to be passed to Pixel Engine. The primitive type of the last and only the last segment must have the “Last” bit set to signal the end of the sequence. The last of the primitive can be a Null primitive (others must be polygon). Null primitive has no parameter.

This mechanism can be used to draw a single polygon, as well as multiple polygons with the same attributes (e.g. 3D texture mapped). All that is required is that somewhere in the sequence we pass a full segment with starting edges of a new polygon.

The following example shows how to draw two shaded polygons.

Sequence	Content
0	Drawing Command
1	Full Segment including Primitive Type: Re-loading, Major & minor edge, color Major edge L1 Color Parameter for L1 Minor edge L2
2	Partial Segment including Primitive Type: minor edge Minor Edge L3
3	Full Segment including Primitive Type: Major edge, color Major Edge L4 Color for L4
4	Partial Segment including Primitive Type: Minor edge Minor Edge L5
5	Full Segment including: Primitive Type: Major & minor edge, color, negative scan direction Major edge L6 Color Parameter for L6 Minor edge L7
6	Partial Segment including: Primitive Type: Minor edge, “Last” Minor Edge L8



The following sections are about complete segments (a full segment with both major and minor edges) with different attributes. A normal full segment may not have the minor edge parameter. A partial segment has no other parameters except the minor edge.

2-D

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Minor Edge Parameter

3-D

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Minor Edge Parameter

Texture Mapped

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Optional Auxiliary Texture Data Parameter for linear interpolation
4	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Auxiliary Texture Data Parameter
4	Perspective Factor Parameter
5	Minor Edge Parameter

Shaded

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Color Parameter
3	Alpha Parameter
4	Minor Edge Parameter

3-D Texture Mapped

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Optional Auxiliary Texture Data Parameter for linear interpolation
5	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Auxiliary Texture Data Parameter
5	Minor Edge Parameter

3-D Shaded

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Color Parameter
4	Alpha Parameter (optional)
5	Minor Edge Parameter

Texture Mapped Shaded

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Optional Auxiliary Texture Data Parameter for linear interpolation
4	Color Parameter
5	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Texture Coordinate Parameter
3	Auxiliary Texture Data Parameter
4	Perspective Factor Parameter
5	Color Parameter
6	Alpha Parameter (optional)
7	Minor Edge Parameter

3-D Texture Mapped Shaded

Without perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Optional Auxiliary Texture Data Parameter for linear interpolation
5	Color Parameter
6	Alpha Parameter (optional)
7	Minor Edge Parameter

With perspective correction:

Sequence	Content
0	Primitive Type
1	Major Edge Parameter
2	Z Parameter
3	Texture Coordinate Parameter
4	Auxiliary Texture Data Parameter
5	Perspective Factor Parameter
6	Color Parameter
7	Alpha Parameter (optional)

Triangle

Triangles can be drawn using the Polygon Mechanism described above. Additionally, triangles can also be drawn by using the Setup Engine if they meet certain criteria. Triangles and polygons can also be freely mixed in a drawing sequence. The MVP4 supports stand-alone triangles as well as a triangle list in a sequence as follows:

Sequence	Content
0	Drawing Command (Polygon)
1	Triangle primitive
2	Triangle primitive
3	Triangle primitive
...	...
1	Triangle primitive

Each primitive consists of a triangle attribute and one or three vertices. The order of the data in each primitive is: Triangle Attribute, Vertex 0, Vertex 1 (optional), Vertex 2 (optional). Whether vertices 1 and 2 are to be loaded depends on the Triangle Attribute. Writing to BA+192 triggers a loading sequence in the Setup Engine. The order of the data in a vertex is: Z, RGBA, UV, W, XY. Not every one has to appear in every vertex. Whether a particular item is present in a vertex is decided by the Triangle Attribute. For example, the Data in a stream for a texture mapped triangle strip may look like: Triangle Attribute, U0V0, X0Y0.

Due to the limited precision of the setup engine, only triangles smaller than a certain size will be passed. Software will only pass triangles smaller than 64x128 or 128x64 to the hardware. Also, delta values of RGBAUHZ across a triangle will be less than 128. There is no limitation on the delta of W since it is impossible to exceed 1.

Line

Parameters for line primitives are very similar to their polygon counter-parts. The differences are as follows:

There are only major edge parameters.

All the dXm values (dRm, dUm, etc.) are ignored.

The following example shows these differences for a texture mapped primitive:

Sequence	Polygon Content	Line Content
0	Drawing Command	Drawing Command
1	Primitive Type	Primitive Type
2	Major Edge	Major Edge
3	Texture Parameter	Texture Parameter
4	Minor Edge	

Using the same mechanism for multiple polygons, multiple lines can also be drawn by issuing one drawing command.

Synchronization

Reset and status operations can be performed in any order and at any time including in the middle of another operation. However, be aware of the consequence (reset) and what to expect (status).

Generally, Drawing Environment and Frame Buffer Control operations should be performed before the drawing operation to take effect.

The primitive operation is considered atomic; i.e., no other operation (except for status and reset) can be performed inside a Geometry Primitive operation.

Functional Blocks

The MVP4 hardware is divided into 6 major functional blocks. They are:

- Bus Interface (BI)
- VGA core (VGA)
- Setup Engine (SE)
- Rasterization Engine (RE)
- Pixel Engine (PE)
- Memory Interface (MI)

Each functional block conceptually works independently of other blocks. The term "Graphics Engine (GE)" indicates the combination of the Setup Engine, the Rasterization Engine, and the Pixel Engine.

Bus Interface

The bus interface block connects the AGP bus on one side and the GE and VGA on the other side.

Span Engine

PS1, PS2, PD1, and PD2 are used in blt and text operations to define source and destination rectangles.

GEbase + 0 - Parameter Source 1RW

- 31-28 Reserved** always reads 0
27-16 Y-coordinate Parameter Source 1 Start
 High 12 bits of parameter source 1 starting address in Y coordinate
15-12 Reserved always reads 0
11-0 X-coordinate Parameter Source 1 Start
 Low 12 bits of parameter source 1 starting address in X coordinate

GEbase + 4 - Parameter Source 2RW

- 31-28 Reserved** always reads 0
27-16 Y-coordinate Parameter Source 2 Start
 High 12 bits of parameter source 2 starting address in Y coordinate
15-12 Reserved always reads 0
11-0 X-coordinate Parameter Source 2 Start
 Low 12 bits of parameter source 2 starting address in X coordinate

GEbase + 8 - Parameter Destination 1RW

- 31-28 Reserved** always reads 0
27-16 Y-coordinate Parameter Destination 1 Start
 High 12 bits of parameter destination 1 starting address in Y coordinate
15-12 Reserved always reads 0
11-0 X-coordinate Parameter Destination 1 Start
 Low 12 bits of parameter destination 1 starting address in X coordinate

GEbase + C - Parameter Destination 2RW

- 31-28 Reserved** always reads 0
27-16 Y-coordinate Parameter Destination 2 Start
 High 12 bits of parameter destination 2 starting address in Y coordinate
15-12 Reserved always reads 0
11-0 X-coordinate Parameter Destination 2 Start
 Low 12 bits of parameter destination 2 starting address in X coordinate

Graphics Engine Core

GEBASE + 10 - Right View Display Base AddressRW

31 Right View Active

- 0 Inactive (use VGA style for display start address)default
- 1 Active (use the base register address in this register for the display starting address)

30-24 Reserved always reads 0

23-0 Right View Display Starting Address

Writing to this register sets Status Register bit-21 to 0. Later when the address is used to display a frame, the status bit is changed to 1.

GEBASE + 14 - Left View Display Base AddressRW

31 Left View Active

- 0 Disable (only Right View Display Starting Address is used)default
- 1 Enable (Right View Display Starting Address is used for the right view and this register for the left view; hardware will use these two addresses alternately)

30-24 Reserved always reads 0

23-0 Left View Display Starting Address

Writing to this register sets Status Register bit-20 to 0. Later when the address is used to display a frame, the status bit is changed to 1.

GEBASE + 18 – Block Write Start Address.....RW

31 Linear Mode

- 0 Fill a rectangle area..... default
- 1 Fill a linear area

30-24 Reserved always reads 0

23-0 Starting Address (in multiples of 64 bytes)

GEBASE + 1C – Block Write Area / End AddressRW

Rectangle Area Fill Mode

- 31-28 Reserved** always reads 0
- 27-16 Height of the Area**
- 15-12 Reserved** always reads 0
- 11-0 Width of the Area** (in bytes)
Stride is Destination Stride in port 21C0h

Linear Area Fill Mode

31-0 End Address (in multiples of 64 bytes inclusive)

Writing to this register triggers a Memory Set operation.
Color for this operation is specified in the Foreground register.

GEBASE + 20 – Graphics Engine StatusRO

Writing to this register resets the GE.

31 Bresenham Engine Status

- 0 Idle
- 1 Busy

30 Setup Engine Status

- 0 Idle
- 1 Busy

29 SP / DPE Status

- 0 Idle
- 1 Busy

28 Memory Interface Status

- 0 Idle
- 1 Busy (access for screen refresh doesn't count)

27 Command List Processing Status

- 0 Idle
- 1 Busy

26 Block Write Status

- 0 Idle
- 1 Busy

25 Command Buffer Status

- 0 Not full
- 1 Full

24 Reserved always reads 0
23 PCI Write Buffer Status

- 0 Empty
- 1 Not empty

22 Z Check Status

- 0 Engine busy: All Z tests performed so far have failed in the command being executed.
Engine idle: All Z tests performed in the last command have failed.
- 1 Otherwise

Logically, this bit is the OR of all Z test results performed in the latest command

21 Effective Status

- 0 Current display base register is not yet effective (the frame is not displayed)
- 1 It is effective

20 Left View Status

- 0 Current display base register is not yet effective (the frame is not displayed)
- 1 It is effective

19 Last View Displayed / Being Displayed

- 0 Right View
- 1 Left View

18-11 Reserved always reads 0
10-0 Scan Line Currently Being Displayed

There are two input FIFOs to buffer data and commands from the host, the Command FIFO (8 levels deep) and the Bresenham FIFO (2 levels deep). Drawing commands, Drawing Environment, and Frame Buffer Control are routed through the Command FIFO. Primitive Type and Geometry Primitives are routed through the Bresenham FIFO. Commands in the Command FIFO don't take effect until a prior command is executed or the task in progress is finished. Parameters in the Bresenham FIFO don't take effect until a prior parameter is phased out (reaches the end of an edge).

GEBASE + 24 – Graphics Engine Control WO
7 Reset

- 0 Normal operation default
- 1 Reset all internal registers and pointers. Reset is performed by setting this bit to 1 and then back to 0.

6-4 Reserved always reads 0

3-0 Debug Module Select default = 0

Module to Debug	GE Register 28
000 None	undefined
001 Setup Engine	SE Status
010 Rasterization Engine	RE Status
011 Pixel Engine	PE Status
100 Memory Interface	MI Status
101 Cmd List Ctrl Unit	Cmd List Start Address
110 Cmd List Ctrl Unit	Cmd List End Address
111 -reserved-	n/a

GEBASE + 28 – Graphics Engine Debug..... RO
31-0 Engine Module Status


(See register 24 bits 3-0 above)

GEBASE + 2C – Graphics Engine Wait Mask RW
31-0 Wait Mask

When writing to this register, hardware will monitor the value of M (Wait Mask & Status). If M is not 0, the Graphics Engine (including the RE, SE, PE, and MI) will not accept new registers from the host CPU or AGP bus. This register is cleared by the hardware when M = 0. Only bits 31-28, 26, 23, and 21-20 are effective (all other bits are ignored).

Graphics Engine Organization

The MVP4 Graphics Engine consists of the following units: Setup Engine, Rasterization Engine, and Pixel Engine. These units are organized as follows:



The interfaces among the components are:

- AGP to Pixel Engine: Set drawing environment registers.
- AGP to Rasterization Engine: Set primitives: edge walking, slopes.
- AGP or Setup Engine: Set vertices, culling info.
- Setup Engine to Rasterization Engine: Set primitives: edge walking, slopes.
- Rasterization Engine to Pixel Engine: Pixel Data, addresses and coordinates.
- Pixel Engine to Memory Interface: Addresses and coordinates, pixel data.

Each unit performs the following functions:

- Setup Engine: Back face culling, slope calculation.
- Rasterization Engine: Edge walking, color interpolation, Z, texture coordinates, perform perspective correction.
- Pixel Engine: Generate addresses and coordinate for all memory accesses: read/write Z, read texture, read source/destination, write destination (draw buffer), 2-D functions, bi/tri-linear interpolation, blending and modulation, ROP, Z test, alpha test, transparency, etc.

When the Setup Engine is to be used, the following steps should be taken to perform drawing functions:

- S/W sets up the drawing environment.
- S/W issues a drawing command.
- S/W continuously sends triangles to the Setup Engine (or primitives to the Rasterization Engine).
- S/W sends a triangle with last flag set or a null triangle to the Setup Engine to signal the end of the operation (or its equivalent to the Rasterization Engine).

Triangles sent to the Setup Engine can be interleaved with primitives sent to the Rasterization Engine in step 3 above.

The Setup Engine uses the same sequential loading mechanism as in the Rasterization Engine. The order of loading is: Triangle Attribute, Vertex 0, Vertex 1 (optional), Vertex 2 (optional). Whether vertex 1 and 2 are to be loaded depends on the Primitive Type. Writing to BA+4Ch triggers a loading sequence to the Setup Engine. The order of data in a vertex is: RGBA, SrgbF, W, UV, Z, XY. Not every one will appear in every vertex. Whether a particular item will be present in a vertex is decided by the Triangle Attribute. For example, the data in a stream for a texture mapped triangle strip may look like: Triangle Attribute, U0V0, X0Y0.

GEbase + 2C – Setup Engine Status.....RO

31-0 Overflow Status

This register records setup engine overflow status. For every triangle, the entire register is shifted left one bit with bit-0 then set to reflect whether the triangle has slope overflow. This register is useful for debugging purposes. This register resides in the VGA address space and is not decoded by the setup engine.

Setup Engine Registers

GEBASE + 30 – Setup Engine Primitive Attribute.....RW

- | | |
|---|--|
| 31 Z Parameter | 6 Z Normalization (Setup Engine Only) |
| 0 Absentdefault | 0 Disabledefault |
| 1 Present (Setup Engine calculates Z slope) | 1 Enable |
| 30 Texture Parameter | 5 Flat Mode (applies to diffuse color, alpha, specular color, and fog) |
| 0 Absentdefault | 0 Smooth color or no colordefault |
| 1 Present (SE calculates Z slope) | 1 Flat color. SE sends only starting values to RE |
| 29 Perspective Factor Parameter | 4 Full Vertex Info |
| 0 Absentdefault | 0 Disabledefault |
| 1 Present (SE calculates W slope) | 1 Enable. Indicates that all vertex data are needed for the triangle. Software still needs to set bits 31-25. However in this case, the data order in a vertex is: X, Y, Z, W, RGBA, SrgbF, U, V. Even though the vertex actually contains all the data, software doesn't necessarily set this bit. When this bit is not set, hardware decodes vertex data as described in the Vertex Register descriptions. |
| 28 Color Parameter | 3 Sub-Pixel Precision (Rasterization Engine Only) |
| 0 Absentdefault | 0 Disabledefault |
| 1 Present (SE calculates color slope) | 1 Enable |
| 27 Specular Color Parameter | 2 Anti-Aliasing (RE Only) |
| 0 Absentdefault | 0 Disable (walk at pixel precision)default |
| 1 Present (SE calculates specular slope) | 1 Enable (walk at sub-pixel precision) |
| 26 Fog Parameter | 1 Auto Direction for Scan Line Ends (RE Only) |
| 0 Absentdefault | 0 Disabledefault |
| 1 Present (SE calculates fog slope) | 1 Enable. Bits 31-2 must be 0. Scan order is passed to the Pixel Engine based on the comparison result of two end points instead of the bit in the Primitive Type register. Software should only use this bit for 2D polygons with Bresenham edge walking. |
| 25 Step Mode | 0 Bresenham Edge Walking (RE Only) |
| 0 Disabledefault | 0 Use DDA to walk through edgesdefault |
| 1 Enable (SE will process the next primitive only when it finishes the current primitive. There is no parallelism between primitives) | 1 Use Bresenham algorithm to walk through edges |
| 24-20 Reserved always reads 0 | |
| 19-15 LOD Adjust default = 0 | |
| 3.2 signed # to be added to calculate the LOD value | |
| 14-7 Reserved always reads 0 | |

This register is decoded by the Setup Engine and passed to the Rasterization Engine by the Setup Engine. This register and its equivalent part in the Rasterization Engine are “partially” pipelined in the sense that there are only two levels of pipe for this register in both engines while there are many levels for other data. The two levels are the decoding level and the execution level. Both the Rasterization Engine and the Setup Engine use this register to decide what kind of operation to perform and what kind of data stream to expect. It must be set before any parameter can be loaded.

GBase + 3C -Setup Engine Primitive Type WO

Writing to this register signals the Graphics Engine to begin sequential loading. The engine will interpret the contents of this register and the Primitive Attribute register to decide the amount and types of parameters to expect. Like vertices, there is a FIFO for Triangle Attributes. The queue has three entries. Writing to this register adds it to the queue. The Setup Engine starts working whenever a triangle attribute is received and stops after it is finished processing a triangle with L = 1.

31-30 Loading Target

00 Rasterization Engine. Send bits 19-0 to the RE. Sequential loading data will also be sent to the RE.....default

01 Setup Engine. Send bits 29-0 to the SE. Sequential loading data will also be sent to the SE. Internally, a flag is set to prevent the SE from decoding the data and sending it to the RE. The SE will clear this flag when it is idle.

1x -reserved-

29 Null Primitive

0 Regular Primitivedefault
1 Null Primitive

28 Last Primitive

0 Regular Primitivedefault
1 Last Primitive

27-26 Culling Attribute (Setup Engine Target Only)

00 No culling.....default
01 Clockwise culling
10 Counter-clockwise culling
11 No culling

25 Reserved always reads 0

24 (V2, V0) Edge Anti-Aliasing Flag default = 0

23 (V1, V2) Edge Anti-Aliasing Flag default = 0

22 (V1, V1) Edge Anti-Aliasing Flag default = 0

21 Full Vertices Information

0 Partial Vertices Information. Two of the vertices are from the previous triangle. Only one vertex is to be loaded from the vertex queue to the working registers.....default
1 All vertices are new. All three working registers are to be loaded from the vertex queue.

20-19 Working Vertex Index

Index of the working vertex that is to be replaced. This field is always 0 if F = 1.

18-3 Reserved always reads 0

2 Debug Control

0 Discard triangle on overflowdefault
1 Draw triangle on overflow

1-0 Flat Color Vertex Index

Vertex index for flat color (Index of vertex whose color is passed to the RE as the starting color)

Vertex Registers

Inside the setup engine, one set of registers is provided to store the three vertices currently working on and an additional set is provided to store three pending vertices. Note that it doesn't always require 3 vertices to define a triangle (depending on the Triangle Attribute Register, it may be either 1 or 3 vertices).

Vertex information includes coordinate, texture, color, and depth. Some may be absent in a data stream. If any appear in a vertex, they must be present in the following order: Color, Specular Color, W, U, V, Z, X, Y. The formats are shown below:

Vertex Register 1 - Color Value

31-24 Alpha Value

23-16 Red Value

15-8 Green Value

7-0 Blue Value

Vertex Register 2 - Specular Color Value

31-24 Fog Value

23-16 Specular Red Value

15-8 Specular Green Value

7-0 Specular Blue Value

Vertex Register 3 - W Value

31-0 Texture W Coordinate. 32-bit floating # in (0, 1.0)

Vertex Register 4 - U Value

31-0 Texture U Coordinate. 32-bit floating number

Vertex Register 5 - V Value

31-0 Texture V Coordinate. 32-bit floating number

Vertex Register 6 - Z Value

31-0 Z Coordinate. 32-bit floating number

Vertex Register 7 - X Value

31-0 X Coordinate. 32-bit floating number

Vertex Register 8 - Y Value

31-0 Y Coordinate. 32-bit floating number

Floating Point Number Format

All floating point numbers are converted by on-chip hardware into internal fixed point integer format. All floating point numbers are specified in IEEE 32-bit floating point number format (shown below):

31 Sign

30-23 Exponent (excess-127 format)

22-0 Mantissa (fractional part of a number in "1.nn" format where the integer part is always 1)

Rasterization Engine Registers

The major responsibilities of the Rasterization Engine are:

- Receive data from host: Set registers, sequential loading of parameters.
- Edge walking: Generate end points of polygon edges or pixels on a line.
- Interpolation: Calculate values such as texture coordinates on a polygon / line.
- Perspective correction: Perform perspective correction.

In the MVP4, the Rasterization Engine performs color (including alpha) interpolation, texture coordinate (perspective corrected) generation, Z coordinate interpolation, and texture gradient (perspective corrected) calculations.

Host access to the Rasterization Engine is by sequential writes to minimize AGP bandwidth requirements. This is not needed for the Setup Engine to access the Rasterization Engine. In addition, if sequential parameters were used to interface between the Setup Engine and the Rasterization Engine, it would incur extra cost for the Setup Engine to pack data and would also reduce performance. Therefore, the Setup Engine accesses working registers in the Rasterization Engine directly. To synchronize operation, hardware must wait until the Setup Engine becomes idle to accept data from the host to the Rasterization Engine.

Both Rasterization and Setup Engines share one interface to the AGP Write Buffer. The first reason is that both Rasterization Engine and Setup Engine use stream decoding to receive data from the host. Once they are inside a stream, they must act quickly to grab data to prevent other components from taking the data. Having two stream decoders in the graphics engine is a potential source for problems. The second reason is that both the Rasterization Engine and Setup Engine handle the same types of data. Coupling them tightly makes the design easier and reduces problems that arise from synchronization. The third reason is for better synchronization between the two engines.

The engine interfaces to the host through both random access registers and sequential loading. There are two random access registers: Primitive Attribute and Primitive Type. The Primitive Attribute register consists of most parameter information from the Rasterization Engine's Primitive Type and the Setup Engine's Triangle Attribute register.

The address space that can be used by sequential loading parameters is from Base Address + 40h to Base Address + FFh. Software should not use addresses outside this space for parameters. **Sequential loading must use the address in this space starting at 0x40H in ascending order.** For example, the first address must be 40h, the next must be 44h, etc. In order to give time to notify the other component to stop decoding, **address 40h is exclusively reserved for sequential loading.**

GEBASE + 30 – RE Primitive Attribute.....RW

- 31 Z Parameter**
- 0 Absentdefault
 - 1 Present (Rasterization Engine calculates Z slope)
- 30 Texture Parameter**
- 0 Absentdefault
 - 1 Present (RE calculates texture info)
- 29 Perspective Factor Parameter**
- 0 Absentdefault
 - 1 Present (RE performs perspective correction)
- 28 Color Parameter**
- 0 Absentdefault
 - 1 Present (RE calculates Gouraud color (RGBA))
- 27 Specular Color Parameter**
- 0 Absentdefault
 - 1 Present (RE calculates specular color)
- 26 Fog Parameter**
- 0 Absentdefault
 - 1 Present (RE calculates fog)
- 25 Step Mode**
- 0 Disabledefault
 - 1 Enable (RE will process the next primitive only when it finishes the current primitive. No parallelism exists between primitives)
- 24-20 Reserved** always reads 0
- 19-15 LOD Adjust** default = 0
3.2 signed # to be added to calculate the LOD value
- 14-7 Reserved** always reads 0
- 6 Z Normalization (Setup Engine Only)**
- 0 Disabledefault
 - 1 Enable
- 5 Flat Mode** (applies to diffuse color, alpha, specular color, and fog)
- 0 Smooth color or no colordefault
 - 1 Flat color. RE forces deltas to 0.
- 4 Full Vertex Info**
- 0 Disabledefault
 - 1 Enable. Indicates that all vertex data are needed for the triangle. Software still needs to set bits 31-25. However in this case, the data order in a vertex is: X, Y, Z, W, RGBA, SrgbF, U, V. Even though the vertex actually contains all the data, software doesn't necessarily set this bit. When this bit is not set, hardware decodes vertex data as described in the Vertex Register descriptions.
- 3 Sub-Pixel Precision (Rasterization Engine Only)**
- 0 Disabledefault
 - 1 Enable
- 2 Anti-Aliasing (RE Only)**
- 0 Disable (walk at pixel precision)default
 - 1 Enable (walk at sub-pixel precision)
- 1 Auto Direction for Scan Line Ends (RE Only)**
- 0 Disabledefault
 - 1 Enable. Bits 31-2 must be 0. Scan order is passed to the Pixel Engine based on the comparison result of two end points instead of the bit in the Primitive Type register. Software should only use this bit for 2D polygons with Bresenham edge walking.
- 0 Bresenham Edge Walking (RE Only)**
- 0 Use DDA to walk through edgesdefault
 - 1 Use Bresenham algorithm to walk through edges

This register is decoded by the Setup Engine and passed to the Rasterization Engine by the Setup Engine. This register and its equivalent part in the Rasterization Engine are “partially” pipelined in the sense that there are only two levels of pipe for this register in both engines while there are many levels for other data. The two levels are the decoding level and the execution level. Both the Rasterization Engine and the Setup Engine use this register to decide what kind of operation to perform and what kind of data stream to expect. It must be set before any parameter can be loaded.

GBase + 3C – RE Primitive Type WO

Writing to this register signals the Graphics Engine to begin sequential loading, but doesn't cause anything to be drawn.. The engine will interpret the contents of this register and decide the amount and types of parameters to expect.

31-30 Loading Target

- 00 Rasterization Engine. Send bits 19-0 to the RE. Sequential loading data will also be sent to the RE.....default
- 01 Setup Engine. Send bits 29-0 to the SE. Sequential loading data will also be sent to the SE. Internally, a flag is set to prevent the SE from decoding the data and sending it to the RE. The SE will clear this flag when it is idle.

1x -reserved-

29 Null Primitive

- 0 Regular Primitivedefault
- 1 Null Primitive

28 Last Primitive

- 0 Regular Primitivedefault
- 1 Last Primitive

27-26 Operation Code (RE Target Only)

- 00 Linedefault
- 01 Polygon

1x -reserved-

25 Major Edge Parameter

- 0 Parameter is Absent (parameter stream doesn't include values for the iterators)default
- 1 Parameter is Present (parameter stream also includes values for the iterators)

24 Major Edge Anti-Aliasing

- 0 Don't anti-alias major edgedefault
- 1 Anti-alias major edge (effective only if E = 1)

23 Minor Edge Parameter

- 0 Absentdefault
- 1 Present

22 Minor Edge Anti-Aliasing

- 0 Don't anti-alias minor edgedefault
- 1 Anti-alias minor edge (effective only if M = 1)

21 Scan Direction

- 0 Positive (Major edge = left edge).....default
- 1 Negative (Major edge = right edge)

20-16 Reserved always reads 0
15-0 End Coordinate default = 0
 End coordinate of the primitive (inclusive). 12.4 signed integer.

Bresenham Edge Parameters

Bresenham Edge parameters describe an edge of a primitive or a line.

DoubleWord 0 – Start Coordinates

31-16 Start YS1

Starting coordinate of the line in the Y direction (signed 12.4 number). The fractional part must be 0. This parameter is ignored in minor edges.

15-0 Start XS1

Starting coordinate of the line in the X direction (signed 12.4 number). The fractional part must be 0.

DoubleWord 1 – Drawing Direction / Bresenham Constant

31 YS Drawing Direction

- 0 Positive
- 1 Negative

30 XS Drawing Direction

- 0 Positive
- 1 Negative

29 Swap

- 0 Normal (X / Y not swapped)
- 1 X / Y swapped

28-16 Bresenham (or Modified) Constant

15-13 Reserved ignored

12-0 Bresenham (or Modified) Constant

DoubleWord 2 – Error Term / Strip Length

31-29 Reserved must be written as zero

28-16 Initial Error Term

15-12 Reserved must be written as zero

11-0 Strip Length

Strip length of modified Bresenham line.

DDA Edge Parameters

DDA Edge parameters describe an edge of a primitive or a line.

DoubleWord 0 – Start Coordinates

31-16 Start YS1

Starting coordinate of the line in the Y direction (signed 12.4 number). The fractional part must be 0. This parameter is ignored in minor edges.

15-0 Start XS1

Starting coordinate of the line in the X direction (signed 12.4 number). The fractional part must be 0.

DoubleWord 1 – Drawing Direction / Edge Slope

31 YS Drawing Direction

- 0 Positive
- 1 Negative

30 XS Drawing Direction

- 0 Positive
- 1 Negative

29 Swap

- 0 Normal (X / Y not swapped)
- 1 X / Y swapped

28-26 Reserved ignored

25-0 Edge Slope

12.14 signed number

When a DDA edge is used as a polygon boundary, the fractional bits should round up to the next integer. Interpolation values should be adjusted accordingly. DDA edge walking shares the same logic as Bresenham edge walking by using an error advance method. In DDA walking, fractional bits should be rounded up to the next integer. Rounding up is performed by changing drawing convention according to whether the fractional parts are 0 as follows:

- Left fractional is 0: Left inclusive.
- Left fractional is not 0: Left exclusive.
- Right fractional is 0: Right exclusive.
- Right fractional is not 0: Right inclusive.

Because the error advance method is used for DDA walking, the fractional part is always one step ahead of the coordinate. For the starting point of a line, the fractional part is assumed to be 0.

Color Parameters

Color parameters are used for Gouraud shading. They consist of starting values, incremental along the X and Y axis. **In flat color mode, this parameter only has the starting value.**

DoubleWord 0 – Initial Values

31-24 Initial Alpha Value

Initial Alpha value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

23-16 Initial Red Value

Initial Red value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

15-8 Initial Green Value

Initial Green value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

7-0 Initial Blue Value

Initial Blue value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

DoubleWord 1 – X-Axis Blue Gradient

31-0 X-Axis Blue Gradient

Gradient of Blue along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 2 – Y-Axis Blue Gradient

31-0 Y-Axis Blue Gradient

Gradient of Blue along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 3 – X-Axis Green Gradient

31-0 X-Axis Green Gradient

Gradient of Green along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 4 – Y-Axis Green Gradient

31-0 Y-Axis Green Gradient

Gradient of Green along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 5 – X-Axis Red Gradient

31-0 X-Axis Red Gradient

Gradient of Red along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 6 – Y-Axis Red Gradient

31-0 Y-Axis Red Gradient

Gradient of Red along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 7 – X-Axis Alpha Gradient

31-0 X-Axis Alpha Gradient

Gradient of Alpha along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 8 – Y-Axis Alpha Gradient

31-0 Y-Axis Alpha Gradient

Gradient of Alpha along the Y axis over the primitive surface. Signed 20.12 number.

Z Value Parameters

To the Rasterization Engine, the Z value is always a 25.8 signed integer internally regardless of Z buffer depth. It always passes a 24-bit unsigned integer to the Pixel Engine. It is the Pixel Engine's responsibility to scale Z to the depth of the Z buffer. Z parameters are used to calculate depth information. Z values consist of starting values, incremental along the X and Y axis.

DoubleWord 0 – Initial Z Value

31-0 Initial Z Value

Initial Z value on main edge (left edge of trapezoid or long edge of triangle). Signed 25.7 integer.

DoubleWord 1 – X-Axis Z Gradient

31-0 X-Axis Z Gradient

Gradient of Z along the X axis over the primitive surface. Signed 25.7 number.

DoubleWord 2 – Y-Axis Z Gradient

31-0 Y-Axis Z Gradient

Gradient of Z along the Y axis over the primitive surface. Signed 25.7 number.

DoubleWord 3 – Minimum Z Threshold

31-24 Reserved ignored

23-0 Minimum Z Threshold

Minimum of Z threshold. Unsigned 24-bit integer.

DoubleWord 4 – Maximum Z Threshold

31-24 Reserved ignored

23-0 Maximum Z Threshold

Maximum of Z threshold. Unsigned 24-bit integer.

Texture Coordinate Parameters

Texture parameters are used for texture mapping. They consist of starting values, incremental along the X and Y axis.

DoubleWord 0 – Initial U Value

31-0 Initial U Value

Initial U value on main edge (left edge of trapezoid or long edge of triangle). Signed 16.16 integer.

DoubleWord 1 – Initial U Value

31-0 Initial U Value

Initial U value on main edge (left edge of trapezoid or long edge of triangle). Signed 16.16 integer.

DoubleWord 2 – X-Axis U Gradient

31-0 X-Axis U Gradient

Gradient of U along the X axis over the primitive surface. Signed 16.16 number.

DoubleWord 3 – Y-Axis U Gradient

31-0 Y-Axis U Gradient

Gradient of U along the Y axis over the primitive surface. Signed 16.16 number.

DoubleWord 4 – X-Axis V Gradient

31-0 X-Axis V Gradient

Gradient of V along the X axis over the primitive surface. Signed 16.16 number.

DoubleWord 5 – Y-Axis V Gradient

31-0 Y-Axis V Gradient

Gradient of V along the Y axis over the primitive surface. Signed 16.16 number.

Perspective Factor Parameters

Perspective factor parameters are used for perspective corrected texture mapping. They consist of W starting values incremental along the X and Y axis.

DoubleWord 0 – Initial W Value

31-0 Initial W Value

Initial W value on main edge (left edge of trapezoid or long edge of triangle). Signed 4.28 integer.

DoubleWord 1 – X-Axis W Gradient

31-0 X-Axis W Gradient

Gradient of W along the X axis over the primitive surface. Signed 4.28 number.

DoubleWord 2 – Y-Axis W Gradient

31-0 Y-Axis W Gradient

Gradient of W along the Y axis over the primitive surface. Signed 4.28 number.

Specular / Fog Start Value

The specular / fog start value is used for specular shading or fogging.

DoubleWord 0 – Start Value

31-24 Initial Fog Value

Initial Fog value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

23-16 Initial Red Value

Initial Red value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

15-8 Initial Green Value

Initial Green value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

7-0 Initial Blue Value

Initial Blue value on main edge (left edge of trapezoid or long edge of triangle). Unsigned integer.

Specular Parameters

Specular parameters are used for specular shading. These parameters are not present in flat color mode and consist of starting values incremental along the main direction ((dx, dy) = (M1, 1)), and incremental along the X axis.

DoubleWord 0 – X-Axis Blue Gradient

31-0 X-Axis Blue Gradient

Gradient of Blue along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 1 – Y-Axis Blue Gradient

31-0 Y-Axis Blue Gradient

Gradient of Blue along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 2 – X-Axis Green Gradient

31-0 X-Axis Green Gradient

Gradient of Green along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 3 – Y-Axis Green Gradient

31-0 Y-Axis Green Gradient

Gradient of Green along the Y axis over the primitive surface. Signed 20.12 number.

DoubleWord 4 – X-Axis Red Gradient

31-0 X-Axis Red Gradient

Gradient of Red along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 5 – Y-Axis Red Gradient

31-0 Y-Axis Red Gradient

Gradient of Red along the Y axis over the primitive surface. Signed 20.12 number.

Fog Parameters

Fog parameters are used for fogging. These parameters are not present in flat color mode and consist of starting values incremental along the X and Y axis.

DoubleWord 0 – X-Axis Fog Gradient

31-0 X-Axis Fog Gradient

Gradient of Fog along the X axis over the primitive surface. Signed 20.12 number.

DoubleWord 1 – Y-Axis Fog Gradient


31-0 Y-Axis Fog Gradient

Gradient of Fog along the Y axis over the primitive surface. Signed 20.12 number.

Pixel Engine Registers

The major responsibilities of the Pixel Engine are to perform per-pixel operations and to control data flow and its sequence.

The Pixel engine interfaces to the Rasterization Engine and the host to accept data. It also interfaces to the Memory Interface to access video memory. Inside the Pixel Engine, there are several blocks: the Span Engine, the Data Path, and the Texture Engine. Operation of the Data Path and the Texture Engine are under control of the Span Engine. The Memory Interface accepts memory access requests from the Pixel Engine, translates the address into a linear address, and executes the requests.



The 0 - FFh “Engine” register address space is partitioned into six sections:

0 - 0Fh	Span Engine
10 - 2Fh	VGA core
30 - 3Fh	Unified Rasterization and Setup Engines
44 - 9Fh	Pixel Engine
A0 - AFh	Texture Engine
B0 - BFh	Command List Control Unit
C0 - FFh	Memory Interface

Addresses 40h - FFh are also used for sequential loading overlapping with other registers in this space. Addresses 10000 - 1FFFFh are used as a data port area.

Data from the Host

The Pixel Engine can accept data from the host through either the 32-bit data port register at 9Ch or data in the 1xxxh address space. **Software passes only enough DWORDs to hardware. Software doesn't pack data to 64-bit boundaries. It only packs to 32-bit boundaries.** For bitblts, packing is done per-scanline. I.e., for every scanline, the host will send just enough DWORDs to the engine. For text, packing is done per-command. I.e., the scanline may be broken inside a DWORD. For a string of texts, the number of DWORDs of data passed to the Graphic Engine can be odd numbers except for the last character. For the last character, software should pass either an even number of DWORDs (by padding a garbage DWORD as necessary) or by setting a drawing environment register after all data is sent.

GBase + 44 – Drawing Command.....RW

Writing to the Drawing Command register starts a drawing operation. When this register is set, the drawing environment registers and memory interface registers are locked in. Any change to these registers will not affect this drawing operation. Furthermore, the Pixel Engine will not accept any data from the host or from the Rasterization Engine without a drawing command. After a drawing command is issued, the Pixel Engine will selectively accept data from the host or Rasterization Engine depending on the command. Specifically, the Pixel Engine only accepts data from the host if the command is text or blt and the BS field indicates the source is from the host. The Pixel Engine only accepts data (scanlines, Z, color, etc.) from the Rasterization Engine if the command is line or polygon.

31-28 Operation Code

- 0000 Null Commanddefault
- 0001 -reserved-
- 0010 Line
- 0011 -reserved-
- 01xx -reserved-
- 1000 Bit-Blt (see note below)
- 1001 Text (see note below)
- 1010 (See BitBlt)
- 1011 Trapezoid / Polygon
- 1100 (See Bit Blt)
- 1101 (See Text)
- 1110 Trapezoid / Polygon
- 1111 -reserved-

Note: for Text and BitBlt opcodes, bit 29 indicates whether the PE can accept data from the host while bit-30 indicates whether the PE can accept data from the RE.

27 Line Style

- 0 No style, solid line, or other operation (blt, polygon, text)
- 1 Style line

26 Z Operations

- 0 Disable Z operations (must be 0 for text, blt)
- 1 Enable Z operations

25 Alpha Test

- 0 Disable (must be 0 for text)
- 1 Enable

24 Texture Function

- 0 Disable (must be 0 for blt, text)
- 1 Enable

23 Alpha Blending

- 0 Disable (must be 0 for text)
- 1 Enable

22 Specular Color

- 0 Disable (must be 0 for blt, text)
- 1 Enable

21 Fog

- 0 Disable (must be 0 for blt, text)
- 1 Enable

20 Source Color Expansion

- 0 Disable
- 1 Enable (bits 26-21 must be 0)

19 Source Color

- 0 Transparent (applies to mono source and constant color line)
- 1 Opaque (should be enabled for any operation with a “solid Source”, such as Gouraud shading, constant color fill, color to screen blt, texture mapping, etc.)

18-17 Source Surface ID

16-15 Destination Surface ID

14-12 Source Offset

Mono source pixel offset. Bit-19 must be 1.

11 Double Specular Color

- 0 Disable
- 1 Enable. Specular color (RGB) is doubled before being added to diffuse color.

10 Texture Transparency

- 0 Disable texture color key
- 1 Enable texture color key

9 Lit-Texture

- 0 Disable
- 1 Enable

8 Dither

- 0 Disable
- 1 Enable. Use 4x4 dither matrix (including fog and alpha)

7 Source Color Key

- 0 Disable
- 1 Enable (Key is FG)

6 Destination Color Key

- 0 Disable
- 1 Enable

5 Bit Mask

- 0 Disable
- 1 Enable

4 ROP

- 0 Disable
- 1 Enable

3-2 Blt Source or Constant Color Line or Polygon

- 00 Source from host (bits 26-20 must be 0 for blt)
- 01 Source from frame buffer
- 10 Source is constant (FG). Includes constant line and constant polygon.
- 11 Block write fill

This field must be set to 00 for text / line / polygon.

1 Blt Direction (BLT Only)

- 0 Positive direction in X and Y
- 1 Negative direction in X and Y

Must be set to 0 for polygons, lines, and text.

0 Clipping

- 0 Disable
- 1 Enable

GEBASE + 48 – Raster Operation (ROP)RW		GEBASE + 4C – Z FunctionRW
31-8 Reserved always reads 0	31 Z-Bias
7-0 ROP3 Code		0 Disable 1 Enable
		30-17 Reserved always reads 0
		16-7 Z-Bias Value
		6 Test Alpha
		0 Disable 1 Enable
		5 Z-Buffer Write
		0 Disable 1 Enable
4-3 Reserved always reads 0	4-3 Reserved always reads 0
2-0 Z-Buffer Compare		2-0 Z-Buffer Compare
		000 Compare False. Z and RGB values will not be written to memory.
		001 Compare Less Than. Z and RGB values will be written to memory if the current Z value is less than the Z value in memory.
		010 Compare Equal. Z and RGB values will be written to memory if the current Z value is equal to the Z value in memory.
		011 Compare Less Than or Equal. Z and RGB values will be written to memory if the current Z value is less than the Z value in memory.
		100 Compare Greater Than. Z and RGB values will be written to memory if the current Z value is greater than the Z value in memory.
		101 Compare Not Equal. Z and RGB values will be written to memory if the current Z value is not equal to the Z value in memory.
		110 Compare Greater Than or Equal. Z and RGB values will be written to memory if the current Z value is greater than or equal to the Z value in memory.
		111 Compare True. Z and RGB values will be written to memory.

GEBASE + 50 – Texture Function.....RW

31-22 Maximum U
21-12 Minimum U
11-5 Reserved always reads 0
4 Mask

- 0 Disable
- 1 Enable

3-2 Texture Alpha

- 00 Texel alpha
- 01 Source alpha
- 10 Modulated alpha: texel alpha x source alpha
- 11 -reserved-

1-0 Texture Color

- 00 Texel color
- 01 Source color
- 10 Modulated color: texel color x source color
- 11 -reserved-

GEBASE + 54 – Clipping Window 0.....RW

31-28 Reserved always reads 0
27-16 Clipping Window Top default = 0
15-12 Reserved always reads 0
11-0 Clipping Window Left default = 0

GEBASE + 58 – Clipping Window 1.....RW

31-28 Reserved always reads 0
27-16 Clipping Window Bottom default = 0
15-12 Reserved always reads 0
11-0 Clipping Window Right default = 0

GEBASE + 60 – Color 0 (Foreground).....RW

31-0 Foreground Color Value

GEBASE + 64 – Color 1 (Background).....RW

31-0 Background Color Value

Note: In 16- and 8-bit modes, the color must be duplicated to fill an entire 32-bit word. 32-bit color is in ARGB format (i.e., Alpha, Red, Green, and Blue in bytes 3-0 respectively) and 16-bit color is in RGB 565 format (5 bits of Red, 6 bits of Green, and 5 bits of Blue).

GEBASE + 68 – Color Key.....RW

31-26 Reserved always reads 0
25 Destination Polarity

- 0 Draw on Equal
- 1

24 Source Polarity

- 0 Draw on Equal
- 1

23-0 Destination Color Key Color

Unlike foreground and background, the color is not replicated in 16-bit or 8-bit modes.

GEBASE + 6C – Pattern and Style.....RW
31 Pattern Color Expansion

- 0 Disabledefault
- 1 Enable

30 Pattern Transparency

- 0 Opaquedefault
- 1 Transparent

29 Pattern Size

- 0 8 x 8 pixelsdefault
- 1 32 x 32 pixels (mono only)

28 Pattern Register Segment

- 0 Low Segment.....default
- 1 High Segment

Note: The pattern cache is divided into two segments for double pattern purposes. This bit serves two purposes: First as the starting segment for loading a pattern into the pattern cache, the corresponding address is latched into an internal register which will automatically increase by one when data is loaded. Second as the segment base of the current pattern when applying a pattern.

27-24 Reserved always reads 0
23-16 Pattern Style Step

The # of pixels each mask bit should be mapped to:

- 00 1 Pixel per mask bit.....default
- 01 2 pixels per mask bit
- 02 3 pixels per mask bit
-
- FF 256 pixels per mask bit

15-0 Pattern Style Mask

Determines the line drawing style (e.g., dotted line). Bit-0 maps to the first pixel. Writing to the low byte of the register (GEBASE + 6C) causes the internal style count to be reset to 0. When 3D operations are enabled (smooth shading, texture, Z), style line must be transparent and style applies to color as well as Z.

GEBASE + 70 – Pattern Color.....RW
31-0 Pattern Color Value

Must follow the command. The pattern data could be repeated up to 64 times to fill out the pattern register file.

GEBASE + 74 – Pattern Foreground Color.....RW
31-0 Foreground Color Value.....default = 0
GEBASE + 78 – Pattern Background ColorRW
31-0 Background Color Valuedefault = 0

Note: In 16- and 8-bit modes, the color must be duplicated to fill an entire 32-bit word. 32-bit color is in ARGB format (i.e., Alpha, Red, Green, and Blue in bytes 3-0 respectively) and 16-bit color is in RGB 565 format (5 bits of Red, 6 bits of Green, and 5 bits of Blue).

GEBASE + 7C – Alpha.....RW

- 31-16 Reserved** always reads 0
15-8 Source Constant Alpha
7-0 Destination Constant Alpha

GEBASE + 84 – Bit Mask.....RW
31-0 Bit Mask

One bits indicate that the corresponding color bit will not be written to the frame buffer.

GEBASE + 80 – Alpha Function.....RW

- 31-24 Reserved** always reads 0
23 Alpha Write
 0 Disable default
 1 Enable. Draw each pixel with a blended alpha value if alpha blending is enabled. Otherwise draw with source alpha (the upper byte of the Foreground Color register if not available).

This bit should be set in 8-bit and 16-bit color modes.

22 Constant Source Alpha

- 0 Disable default
 1 Enable

21 Constant Destination Alpha

- 0 Disable default
 1 Enable

20 Result Alpha

- 0 The result of blending default
 1 Source alpha

19-16 Alpha Test Function

- 0000 Never accept the pixel
 0001 Accept if alpha < reference alpha
 0010 Accept if alpha == reference alpha
 0011 Accept if alpha <= reference alpha
 0100 Accept if alpha > reference alpha
 0101 Accept if alpha != reference alpha
 0110 Accept if alpha >= reference alpha
 0111 Always accept the pixel
 1xxx -reserved-

15-8 Reference Alpha Value
7-4 Destination Blending Factor

- 0000 (0,0,0,0)
 0001 (1,1,1,1)
 0010 (RS,GS,BS,AS)
 0011 (1,1,1,1) - (RS,GS,BS,AS)
 0100 (AS,AS,AS,AS)
 0101 (1,1,1,1) - (AS,AS,AS,AS)
 0110 (AD,AD,AD,AD)
 0111 (1,1,1,1) - (AD,AD,AD,AD)
 1xxx -reserved-

3-0 Source Blending Factor

- 0000 (0,0,0,0)
 0001 (1,1,1,1)
 001x -reserved-
 0100 (AS,AS,AS,AS)
 0101 (1,1,1,1) - (AS,AS,AS,AS)
 0110 (AD,AD,AD,AD)
 0111 (1,1,1,1) - (AD,AD,AD,AD)
 1000 (RD,GD,BD,AD)
 1001 (1,1,1,1) - (RD,GD,BD,AD)
 1010 (F,F,F,1); F = min (AS, 1-AD)
 1011 -reserved-
 11xx -reserved-

Texture Engine Registers

The texture Engine handles texture access and filtering. It is controlled by the Span Engine. It accepts texture coordinates from the Rasterization Engine, generates and passes addresses to the Memory Interface, accepts raw texel data from the Memory Interface, does filtering, and passes the results to the Data Path.

GEbase + A0 – Texture Control.....RW

Textures are aligned to 64-bit boundaries on a scanline basis.

31 Texture Access Control

- 0 Disable (use cache)
- 1 Enable (bypass cache)

30 Filtering Control

- 0 Filter with color key. Treat alpha value for keyed texels as 0
- 1 Downgrade filtering function based on fractional bits of UV and key test result. Set alpha to 0 for keyed texels.

29-28 Texture U Boundary Checking Function

- 00 Texture U wraparound
- 01 Texture U mirroring
- 10 Texture U clamping
- 11 -reserved-

27-26 Texture V Boundary

- 00 Texture V wraparound
- 01 Texture V mirroring
- 10 Texture V clamping
- 11 -reserved-

25 Texture in System Memory

- 0 Texture is stored in graphics memory
- 1 Texture is stored in system memory

24 Reserved (must be 0)

23 MipMap

- 0 Disable
- 1 Enable

22 Intra-map Filter

- 0 Disable
- 1 Enable (do filtering inside a LOD level)

21 Inter-map Filter

- 0 Disable
- 1 Enable (do filtering inside a LOD level)
- M must be 1.

20 Magnify Filter (when LOD < 0)

- 0 Point Sample
- 1 Bi-linear

19 Tiling

- 0 Texture is not tiled
- 1 Texture is tiled.

Tile size is determined by texel depth:

<u>Texel Depth (bpp)</u>	<u>Tile Size</u>
1	16 x 16
2	8 x 16
4	8 x 8
8	4 x 8
16	4 x 4
32	2 x 4

Inside each tile, texels are organized into 2x2 subtiles in row major

18 Texture Color Key

- 0 Disable
- 1 Enable

17 Texture Anisotropy

- 0 Disable
- 1 Enable

16-15 Palette Data Format

- 00 565 RGB
- 01 1555 ARGB
- 10 4444 ARGB
- 11 -reserved-

14-12 Texel Depth

- 000 1-bpp palettized
- 001 2-bpp palettized
- 010 4-bpp palettized
- 011 8-bpp palettized
- 100 16-bpp 565 RGB
- 101 16-bpp 1555 ARGB
- 110 16-bpp 4444 ARGB
- 111 32-bpp ARGB

11-8 Texture Map Levels (TML) (Range 0-8)

The number of maps in the MipMap (0 = 1 map)

7-4 Y-Axis Texture Memory Size (TRY) (Range 0-8)

This field determines the number of lsb's ($2^{**\text{TRY}}$) of parameter V to be used in the Y axis. Any bit higher than this will be ignored (wraparound).

3-0 X-Axis Texture Memory Size (TRX) (Range 0-8)

This field determines the number of lsb's ($2^{**\text{TRX}}$) of parameter U to be used in the X axis. Any bit higher than this will be ignored (wraparound).

Note: For MipMap textures, TRX/TRY is the size of the original texture (1:1 map)

GEbase + A4 – Texture ColorRW
31-24 Alpha

Constant alpha value when there is no alpha in the texture format

23-0 Texture Color Key

Texture transparency color (888 RGB)

GEbase + A8 – Texture Palette DataWO
31-16 Texel n+1
15-0 Texel n

An internal counter is used in loading the texture palette. Writing to the Texture register (GEbase+A0) resets the counter to 0. Writing to the Texture Palette Data register writes the data to the place pointed to by the counter then increments the counter by 1. Each write writes two entries into the palette.

Texture Filtering

Texture data read back from the Memory Interface first goes through palette translation if the texture is palettized. The texture is then converted into common internal 8888 ARGB format. If the texture doesn't have alpha data, then a constant alpha value is used. If the texture color key is enabled and the texture color matches the key, set alpha to 0. Bi-linear or tri-linear filtering is then performed on RGB and alpha. If the color key is enabled and the result alpha is 0, the corresponding pixel should be discarded. This is done by attaching a validity bit with texture data passed from the Texture Engine to the Data Path. It should be noted that filtering depends on the LOD value. When $LOD < 0$, a different filter may be applied. In bi-linear filtering, if the texel nearest to the texture coordinate is masked by the color key, then the texel is considered as masked. Otherwise, the texel is considered not masked.

GEbase + AC – Texture BoundaryRW
31-22 Maximum V
21-12 Minimum V
11-8 Reserved always reads 0
7 Reverse Texture Format

- 0 Disable
- 1 Enable

6 Texture Cache

- 0 Disable
- 1 Enable

5 Texture Map Shift

- 0 Disable
- 1 Enable

4-3 Compressed Texture Format

- 00 No compression
- 01 DXT1 format
- 10 DXT2 format
- 11 -reserved-

2-0 Dither Shift

- 000 Disable LOD dithering
- 001 100% LOD dithering
- 010 80% LOD dithering
- 011 60% LOD dithering
- 100 40% LOD dithering
- 101 20% LOD dithering
- 11x -reserved-

Memory Interface Registers

The registers in this group include stride and buffer base address registers for frame buffer control. There are three base addresses: source base address (added to blt source), destination base address (added to color destination), and Z base address (added to Z addresses).

GEBASE + B8 – Destination Stride / Buffer Base 0.....RW

GEBASE + BC – Destination Stride / Buffer Base 1.....RW

GEBASE + C0 – Destination Stride / Buffer Base 2RW

GEBASE + C4 – Destination Stride / Buffer Base 3RW

GEBASE + C8 – Source Stride / Buffer Base 0RW

GEBASE + CC – Source Stride / Buffer Base 1RW

GEBASE + D0 – Source Stride / Buffer Base 2RW

GEBASE + D4 – Source Stride / Buffer Base 3RW

All eight of the above registers have the same bit definitions:

31-29 Bits Per Pixel

- 000 8 bits per pixel
- 001 16 bits per pixel (565 format)
- 010 32 bits per pixel
- 011 -reserved-
- 100 -reserved-
- 101 16 bits per pixel (555 format)
- 11x -reserved-

28-20 Stride (pixels divided by 8)

19-0 Buffer Base Address (in quadwords)

GEBASE + D8 – Z Depth / Z Buffer Base.....RW

31-30 Z Depth

- 00 16 bits
- 01 24 bits (32 bits are allocated in the frame buffer with the MSB not used)
- 1x -reserved-

29 Reserved always reads 0

28-20 Z Stride

19-0 Z Buffer Base Address (in quadwords)

There are 9 texture base registers for up to 9 levels of MipMaps: level 0 (1:1 map) up to level 8 (smallest). The texture may be in the frame buffer or in system memory.

GEBASE+DC – Texture Base MipMap Level 0 (1:1 Map)RW

GEBASE + E0 – Texture Base MipMap Level 1RW

GEBASE + E4 – Texture Base MipMap Level 2RW

GEBASE + E8 – Texture Base MipMap Level 3RW

GEBASE + EC – Texture Base MipMap Level 4RW

GEBASE + F0 – Texture Base MipMap Level 5RW

GEBASE + F4 – Texture Base MipMap Level 6RW

GEBASE + F8 – Texture Base MipMap Level 7RW

GEBASE+FC – Texture Base MipMap Level 8 (Smallest)RW

All nine of the above registers have the same bit definitions:

31-0 Texture Base Address (in bytes)

Base addresses always start on QWORD boundaries so bits 2-0 are always 0.

Data Port Area

GEBASE + 10000-1FFFFh – Data Port AreaRW

FUNCTIONAL DESCRIPTIONS

System Configuration

The Apollo MVP4 has several modes that are required to be determined at reset time. This includes DFP monitor modes for selecting the correct display device and test modes to assist in board debug and trouble-shooting for manufacturing.

DFP Interface Configuration

The Apollo MVP4 uses the MA[6] pin in conjunction with the RESET# pine to select if the DFP interface is ON or OFF. This is primarily used for test purposes.

LCD On/Off Mode	MA[6]
LCD OFF	0
LCD ON	1

The LCD type is selected by MA[5-3]:

LCD Type	LCD Resolution	MA[5-3]
TFT	1024 x 768 x 18-bit	000
TFT	1280 x 1024 x 18-bit	001
TFT	800 x 600 x 18-bit	010
TFT	1024 x 600 x 18-bit	011
DSTN	1024 x 768 x 16-bit	100
DSTN	1024 x 600 x 24-bit	101
DSTN	800 x 600 x 16-bit	110
DSTN	1024 x 768 x 24-bit	111

Graphics Controller Power Management

The MVP4 Graphics Controller power management feature set complies with AGP and PCI power management requirements.

Power Management States

Power management states (D0-D3) for both ACPI and PCI Bus Power Management (PCI PM) refer to the same states described in the Device Class PM Reference Specification for Display Devices, which are equivalent to the VESA™ DPMS power states. System software should access the MVP4's configuration registers to perform PCI PM state transitions.

Table 12. PCI Power Management States

PCI PM State	Desktop Graphics	Notebook Graphics
State 0 (D0)	DPMS State 0 Fully On	Proprietary State 0 Fully On
State 1 (D1)	DPMS State 1 Standby (Hsync Off)	Proprietary State 1 Standby (VCLK Off)
State 2 (D2)	DPMS State 2 Suspend (Vsync Off)	Proprietary State 2 Suspend (MCLK/VCLK Both Off)
State 3 (D3)	DPMS State 3 Off (H/Vsync Both Off)	Same as State 2

Power Management Clock Control

If the system "South Bridge" sends a request to the MVP4 to power down the memory controller, the MVP4 first uses CLKRUN# (the same signal appearing external to the MVP4) to check to see if the internal graphics controller needs to access main memory. The graphics controller logic will detect CLKRUN# high for 2 or 3 PCICLK's and check if there are any:

- Internal buffers not emptied
- PCI Master or AGP Master actions pending

If either condition exists, the graphics controller logic will assert CLKRUN# low for 2 PCICLK's to signal the clock generator to keep PCICLK running.

PME# is not implemented since there are no wake-up conditions.

Power Management Registers

Power management control for the MVP4 Graphics Controller is provided by extended registers SR24 (Power Management Control), GR20 (Standby Timer Control), GR21 (Power Management Control 1), GR22 (Power Management Control 2), GR23 (Power Status), GR24 (Soft Power Control), GR25 (Power Control Select), GR26 (DPMS Control), GR27-28 (GPIO Control), GR2A (Suspend Pin Timer), GR2C (Miscellaneous Pin Control), GR2F (Miscellaneous Internal Control), and Graphics Controller PCI Configuration Indices 90-97 (PCI Power Management Registers 1 and 2).

ELECTRICAL SPECIFICATIONS

Absolute Maximum Ratings

Table 13. Absolute Maximum Ratings

Symbol	Parameter	Min	Max	Unit	Notes
T _A	Ambient operating temperature	0	70	°C	1
T _S	Storage temperature	-55	125	°C	1
V _{IN}	Input voltage	-0.5	V _{RAIL} + 10%	Volts	1, 2
V _{OUT}	Output voltage	-0.5	V _{RAIL} + 10%	Volts	1, 2

Note 1: Stress above the conditions listed may cause permanent damage to the device. Functional operation of this device should be restricted to the conditions described under operating conditions.

Note 2. V_{RAIL} is defined as the V_{CC} level of the respective rail. The CPU interface can be 3.3V or 2.5V. Memory can be 3.3V only. PCI can be 3.3V or 5.0V. Video can be 3.3V or 5.0V. Flat Panel can be 3.3V only.

DC Characteristics

T_A = 0-70°C, V_{RAIL} = V_{CC} +/- 5%, V_{CORE} = 2.5V +/- 5%, GND=0V

Table 14. DC Characteristics

Symbol	Parameter	Min	Max	Unit	Condition
V _{IL}	Input Low Voltage	-0.50	0.8	V	
V _{IH}	Input High Voltage	2.0	V _{CC} +0.5	V	
V _{OL}	Output Low Voltage	-	0.55	V	I _{OL} =4.0mA
V _{OH}	Output High Voltage	2.4	-	V	I _{OH} =-1.0mA
I _{IL}	Input Leakage Current	-	+/-10	uA	0<V _{IN} <V _{CC}
I _{OZ}	Tristate Leakage Current	-	+/-20	uA	0.55<V _{OUT} <V _{CC}
I _{CC}	Power Supply Current	-		mA	

AC Timing Specifications

AC timing specifications provided are based on external zero-pf capacitance load. Min/max cases are based on the following table:

Table 15. AC Timing Min / Max Conditions

Parameter	Min	Max	Unit
5.0V Power	4.75	5.25	Volts
3.3V Power	3.135	3.465	Volts
2.5V Power	2.375	2.625	Volts
Temperature	0	70	°C

Drive strength for selected output pins is programmable. See Rx6D for details.

Table 16. AC Characteristics – Clock Timing

Parameter		Min	Max	Unit	Notes
HCLK	Cycle Time	10		ns	
HCLK	High Time	3.0		ns	
HCLK	Low Time	3.0		ns	
HCLK	Rise Time	0.15	1.5	ns	
HCLK	Fall Time	0.15	1.5	ns	
HCLK	Period Stability		+/- 250	ps	1
PCLK	Cycle Time	30		ns	
PCLK	High Time	11		ns	
PCLK	Low Time	11		ns	
PCLK	Rise Time	1.2	0.3	ns	2
PCLK	Fall Time	1.2	0.3	ns	2

Note 1: Jitter frequency power spectrum peaking must occur at frequencies greater than HCLK/3 or less than 500 KHz.

Note 2. Edge rate = 1-4 V/ns

Table 17. AC Characteristics – Reset Timing

Parameter		Min	Max	Unit	Notes
RESET#	Low Time after Power Stable	1		ms	
RESET#	Low Time after HCLK and PCLK Stable	100		us	

Table 18. AC Characteristics – Host CPU Timing

Parameter			Min	Max	Unit	Notes
ADS#	Setup Time	to HCLK Rising	3.5		ns	0pf
WR#	Setup Time	to HCLK Rising	3.3		ns	
M/IO#	Setup Time	to HCLK Rising	1.7		ns	
D/C#	Setup Time	to HCLK Rising	1.0		ns	
HITM#	Setup Time	to HCLK Rising	3.6		ns	
CACHE#	Setup Time	to HCLK Rising	1.6		ns	
LOCK#	Setup Time	to HCLK Rising	3.1		ns	
BE[7:0]#	Setup Time	to HCLK Rising	2.8		ns	
HA[31:3]	Setup Time	to HCLK Rising	2.5		ns	
HD[63:0]	Setup Time	to HCLK Rising	1.6		ns	
ADS#	Hold Time	from HCLK Rising	0		ns	
WR#	Hold Time	from HCLK Rising	0		ns	
MIO#	Hold Time	from HCLK Rising	0		ns	
DC#	Hold Time	from HCLK Rising	0		ns	
HITM#	Hold Time	from HCLK Rising	0		ns	
CACHE#	Hold Time	from HCLK Rising	0		ns	
BE[7:0]#	Hold Time	from HCLK Rising	0		ns	
HA[31:3]	Hold Time	from HCLK Rising	0		ns	
HD[63:0]	Hold Time	from HCLK Rising	0		ns	
BRDY#	Valid Delay	from HCLK Rising	0.9	1.7	ns	
NA#	Valid Delay	from HCLK Rising	0.9	1.7	ns	
AHOLD	Valid Delay	from HCLK Rising	0.8	1.7	ns	
BOFF#	Valid Delay	from HCLK Rising	1.0	2.0	ns	
EADS#	Valid Delay	from HCLK Rising	1.2	2.5	ns	
KEN# / INV#	Valid Delay	from HCLK Rising	1.0	1.9	ns	
BE[7:0]#	Valid Delay	from HCLK Rising	2.9	3.6	ns	
HA[31:3]	Valid Delay	from HCLK Rising	1.2	3.8	ns	
HD[63:0]	Valid Delay	from HCLK Rising	0.9	2.2	ns	

Table 19. AC Characteristics – L2 Cache Timing

Parameter			Min	Max	Unit	Notes
COE#	Valid Delay	from HCLK Rising	1.8	3.6	ns	0pf
TA[7:0]	Valid Delay	from HCLK Rising	1.7	4.3	ns	
TWE#	Valid Delay	from HCLK Rising	1.0	2.2	ns	
GWE#	Valid Delay	from HCLK Rising	0.8	1.6	ns	
BWE#	Valid Delay	from HCLK Rising	0.8	1.6	ns	
CADS#	Valid Delay	from HCLK Rising	0.9	1.8	ns	
CADV#	Valid Delay	from HCLK Rising	0.9	1.8	ns	
TA[7:0]	Setup Time	to HCLK Rising	3.7		ns	
TA[7:0]	Hold Time	from HCLK Rising	0.0		ns	

Table 20. AC Characteristics – Memory Interface Timing

Parameter				Min	Max	Unit	Notes
RAS[5:0]#	Valid Delay	from	Clock † Rising (EDO)		4.3	ns	0pf
CS[5:0]#	Valid Delay	from	Clock † Rising (SDRAM)		1.6	ns	
CAS[7:0]#	Valid Delay	from	Clock † Rising (EDO)		1.8	ns	
DQM[7:0]#	Valid Delay	from	Clock † Rising (SDRAM)		1.8	ns	
SRAS[A,B,C]#	Valid Delay	from	Clock † Rising (SDRAM)		7.4	ns	
SCAS[A,B,C]#	Valid Delay	from	Clock † Rising (SDRAM)		8.2	ns	
SWE[A,B,C]#	Valid Delay	from	Clock † Rising (SDRAM)		8.9	ns	
SWE[A,B,C]#	Valid Delay	from	Clock † Rising (EDO)		5.6	ns	
MA[13:2]	Valid Delay	from	Clock † Rising (first clock after RAS# asserts)		5.8	ns	
MA[1:0]	Valid Delay	from	Clock † Rising (Burst)		4.2	ns	
MD[63:0]	Valid Delay	from	Clock † Rising (EDO / SDRAM Write)		2.8	ns	
MD[63:0]	Setup Time	before	Clock † Rising (SDRAM Read)	1.7		ns	
MD[63:0]	Hold Time	after	Clock † Rising (SDRAM Read)	0.4		ns	

† Note: Memory system timing may be programmed to be synchronous with either the CPU (66 / 100 MHz) or the internal AGP bus (66 MHz).

Table 21. AC Characteristics - PCI Bus Cycle Timing

Parameter			Min	Max	Unit	Notes
AD[31:0]	Setup Time	to	PCLK Rising	7		ns 50pf
CBE[3:0]#	Setup Time	to	PCLK Rising	7		ns
FRAME#	Setup Time	to	PCLK Rising	7		ns
TRDY#	Setup Time	to	PCLK Rising	7		ns
IRDY#	Setup Time	to	PCLK Rising	7		ns
STOP#	Setup Time	to	PCLK Rising	7		ns
DEVSEL#	Setup Time	to	PCLK Rising	7		ns
REQ[3:0]#	Setup Time	to	PCLK Rising	12		ns
AD[31:0]	Hold Time	from	PCLK Rising	1		ns
CBE[3:0]#	Hold Time	from	PCLK Rising	1		ns
FRAME#	Hold Time	from	PCLK Rising	1		ns
TRDY#	Hold Time	from	PCLK Rising	1		ns
IRDY#	Hold Time	from	PCLK Rising	1		ns
STOP#	Hold Time	from	PCLK Rising	1		ns
DEVSEL#	Hold Time	from	PCLK Rising	1		ns
REQ[3:0]#	Hold Time	from	PCLK Rising	1		ns
AD[31:0]	Valid Delay	from	PCLK Rising (Address Phase)	2	11	ns
AD[31:0]	Valid Delay	from	PCLK Rising (Data Phase)	2	11	ns
CBE[3:0]#	Valid Delay	from	PCLK Rising	2	11	ns
FRAME#	Valid Delay	from	PCLK Rising	2	11	ns
TRDY#	Valid Delay	from	PCLK Rising	2	11	ns
IRDY#	Valid Delay	from	PCLK Rising	2	11	ns
STOP#	Valid Delay	from	PCLK Rising	2	11	ns
DEVSEL#	Valid Delay	from	PCLK Rising	2	11	ns
GNT[3:0]#	Valid Delay	from	PCLK Rising	2	11	ns
CBE[3:0]#	Float Delay	from	PCLK Rising	2	11	ns
FRAME#	Float Delay	from	PCLK Rising	2	11	ns
TRDY#	Float Delay	from	PCLK Rising	2	11	ns
IRDY#	Float Delay	from	PCLK Rising	2	11	ns
STOP#	Float Delay	from	PCLK Rising	2	11	ns
DEVSEL#	Float Delay	from	PCLK Rising	2	11	ns

Table 22. AC Characteristics – Video Interface Timing

Parameter				Min	Max	Unit	Notes
VIDD[15-0]	Valid Delay	from	VIDCLK Rising	0.5	10.0	ns	0pf
VIDHS	Valid Delay	from	VIDCLK Rising	5.0	10.0	ns	0pf
VIDVS	Valid Delay	from	VIDCLK Rising	5.0	10.0	ns	0pf
VIDCLK	Cycle Time			35		ns	0pf
VIDD[15-0]	Setup Time	before	VIDCLK Rising	5.0		ns	0pf
VIDHS	Setup Time	before	VIDCLK Rising	5.0		ns	0pf
VIDVS	Setup Time	before	VIDCLK Rising	5.0		ns	0pf
VIDD[15-0]	Hold Time	after	VIDCLK Rising	0.0		ns	0pf
VIDHS	Hold Time	after	VIDCLK Rising	0.0		ns	0pf
VIDVS	Hold Time	after	VIDCLK Rising	0.0		ns	0pf

Table 23. AC Characteristics – TV Interface Timing

Parameter				Min	Max	Unit	Notes
TVD[7-0]	Valid Delay	from	TVCLK Rising	0.5	10.0	ns	0pf
TVHS	Valid Delay	from	TVCLK Rising	5.0	10.0	ns	0pf
TVVS	Valid Delay	from	TVCLK Rising	5.0	10.0	ns	0pf
TVCLK	Cycle Time			35		ns	0pf

Table 24. AC Characteristics – Panel Interface Timing

Parameter				Min	Max	Unit	Notes
PD[23-0]	Valid Delay	from	HCLK Rising		3.0	ns	0pf
SHFCLK	Valid Delay	from	HCLK Rising		3.0	ns	0pf
DE	Valid Delay	from	HCLK Rising		3.0	ns	0pf
LP	Valid Delay	from	HCLK Rising		3.0	ns	0pf
FLM	Valid Delay	from	HCLK Rising		3.0	ns	0pf

MECHANICAL SPECIFICATIONS




Figure 9. Mechanical Specifications - 492-Pin Ball Grid Array Package